|
@@ -31,16 +31,7 @@ struct omap4_idle_statedata {
|
|
|
u32 mpu_state;
|
|
|
};
|
|
|
|
|
|
-static struct cpuidle_params cpuidle_params_table[] = {
|
|
|
- /* C1 - CPU0 ON + CPU1 ON + MPU ON */
|
|
|
- {.exit_latency = 2 + 2 , .target_residency = 5 },
|
|
|
- /* C2- CPU0 OFF + CPU1 OFF + MPU CSWR */
|
|
|
- {.exit_latency = 328 + 440 , .target_residency = 960 },
|
|
|
- /* C3 - CPU0 OFF + CPU1 OFF + MPU OSWR */
|
|
|
- {.exit_latency = 460 + 518 , .target_residency = 1100 },
|
|
|
-};
|
|
|
-
|
|
|
-#define OMAP4_NUM_STATES ARRAY_SIZE(cpuidle_params_table)
|
|
|
+#define OMAP4_NUM_STATES 3
|
|
|
|
|
|
struct omap4_idle_statedata omap4_idle_data[OMAP4_NUM_STATES];
|
|
|
static struct powerdomain *mpu_pd, *cpu0_pd, *cpu1_pd;
|