|
@@ -57,20 +57,49 @@ enum {
|
|
|
};
|
|
|
|
|
|
enum {
|
|
|
- CONF_HW_RATE_INDEX_1MBPS = 0,
|
|
|
- CONF_HW_RATE_INDEX_2MBPS = 1,
|
|
|
- CONF_HW_RATE_INDEX_5_5MBPS = 2,
|
|
|
- CONF_HW_RATE_INDEX_6MBPS = 3,
|
|
|
- CONF_HW_RATE_INDEX_9MBPS = 4,
|
|
|
- CONF_HW_RATE_INDEX_11MBPS = 5,
|
|
|
- CONF_HW_RATE_INDEX_12MBPS = 6,
|
|
|
- CONF_HW_RATE_INDEX_18MBPS = 7,
|
|
|
- CONF_HW_RATE_INDEX_22MBPS = 8,
|
|
|
- CONF_HW_RATE_INDEX_24MBPS = 9,
|
|
|
- CONF_HW_RATE_INDEX_36MBPS = 10,
|
|
|
- CONF_HW_RATE_INDEX_48MBPS = 11,
|
|
|
- CONF_HW_RATE_INDEX_54MBPS = 12,
|
|
|
- CONF_HW_RATE_INDEX_MAX = CONF_HW_RATE_INDEX_54MBPS,
|
|
|
+ CONF_HW_RATE_INDEX_1MBPS = 0,
|
|
|
+ CONF_HW_RATE_INDEX_2MBPS = 1,
|
|
|
+ CONF_HW_RATE_INDEX_5_5MBPS = 2,
|
|
|
+ CONF_HW_RATE_INDEX_11MBPS = 3,
|
|
|
+ CONF_HW_RATE_INDEX_6MBPS = 4,
|
|
|
+ CONF_HW_RATE_INDEX_9MBPS = 5,
|
|
|
+ CONF_HW_RATE_INDEX_12MBPS = 6,
|
|
|
+ CONF_HW_RATE_INDEX_18MBPS = 7,
|
|
|
+ CONF_HW_RATE_INDEX_24MBPS = 8,
|
|
|
+ CONF_HW_RATE_INDEX_36MBPS = 9,
|
|
|
+ CONF_HW_RATE_INDEX_48MBPS = 10,
|
|
|
+ CONF_HW_RATE_INDEX_54MBPS = 11,
|
|
|
+ CONF_HW_RATE_INDEX_MCS0 = 12,
|
|
|
+ CONF_HW_RATE_INDEX_MCS1 = 13,
|
|
|
+ CONF_HW_RATE_INDEX_MCS2 = 14,
|
|
|
+ CONF_HW_RATE_INDEX_MCS3 = 15,
|
|
|
+ CONF_HW_RATE_INDEX_MCS4 = 16,
|
|
|
+ CONF_HW_RATE_INDEX_MCS5 = 17,
|
|
|
+ CONF_HW_RATE_INDEX_MCS6 = 18,
|
|
|
+ CONF_HW_RATE_INDEX_MCS7 = 19,
|
|
|
+ CONF_HW_RATE_INDEX_MCS7_SGI = 20,
|
|
|
+ CONF_HW_RATE_INDEX_MCS0_40MHZ = 21,
|
|
|
+ CONF_HW_RATE_INDEX_MCS1_40MHZ = 22,
|
|
|
+ CONF_HW_RATE_INDEX_MCS2_40MHZ = 23,
|
|
|
+ CONF_HW_RATE_INDEX_MCS3_40MHZ = 24,
|
|
|
+ CONF_HW_RATE_INDEX_MCS4_40MHZ = 25,
|
|
|
+ CONF_HW_RATE_INDEX_MCS5_40MHZ = 26,
|
|
|
+ CONF_HW_RATE_INDEX_MCS6_40MHZ = 27,
|
|
|
+ CONF_HW_RATE_INDEX_MCS7_40MHZ = 28,
|
|
|
+ CONF_HW_RATE_INDEX_MCS7_40MHZ_SGI = 29,
|
|
|
+
|
|
|
+ /* MCS8+ rates overlap with 40Mhz rates */
|
|
|
+ CONF_HW_RATE_INDEX_MCS8 = 21,
|
|
|
+ CONF_HW_RATE_INDEX_MCS9 = 22,
|
|
|
+ CONF_HW_RATE_INDEX_MCS10 = 23,
|
|
|
+ CONF_HW_RATE_INDEX_MCS11 = 24,
|
|
|
+ CONF_HW_RATE_INDEX_MCS12 = 25,
|
|
|
+ CONF_HW_RATE_INDEX_MCS13 = 26,
|
|
|
+ CONF_HW_RATE_INDEX_MCS14 = 27,
|
|
|
+ CONF_HW_RATE_INDEX_MCS15 = 28,
|
|
|
+ CONF_HW_RATE_INDEX_MCS15_SGI = 29,
|
|
|
+
|
|
|
+ CONF_HW_RATE_INDEX_MAX = CONF_HW_RATE_INDEX_MCS7_40MHZ_SGI,
|
|
|
};
|
|
|
|
|
|
#define CONF_HW_RXTX_RATE_UNSUPPORTED 0xff
|