Home Esplora Aiuto
Registrati Accedi
phyus
/
linux-vybrid_public
8
0
Forka 0
File Problemi 0 Pull Requests 0 Wiki
Sfoglia il codice sorgente

tile: remove homegrown L1_CACHE_ALIGN macro

Let's use the standard L1_CACHE_ALIGN macro instead.

Signed-off-by: FUJITA Tomonori <fujita.tomonori@lab.ntt.co.jp>
Acked-by: Chris Metcalf <cmetcalf@tilera.com>
FUJITA Tomonori 15 anni fa
parent
0707ad30d1
commit
4b2bf4b3fc
1 ha cambiato i file con 0 aggiunte e 1 eliminazioni
Visualizzazione unificata Mostra Diff Stats
  1. 0 1
      arch/tile/include/asm/cache.h

+ 0 - 1
arch/tile/include/asm/cache.h
Vedi File 

@@ -20,7 +20,6 @@
 
 /* bytes per L1 data cache line */
 
 /* bytes per L1 data cache line */
 
 #define L1_CACHE_SHIFT		CHIP_L1D_LOG_LINE_SIZE()
 
 #define L1_CACHE_SHIFT		CHIP_L1D_LOG_LINE_SIZE()
 
 #define L1_CACHE_BYTES		(1 << L1_CACHE_SHIFT)
 
 #define L1_CACHE_BYTES		(1 << L1_CACHE_SHIFT)
 
-#define L1_CACHE_ALIGN(x)	(((x)+(L1_CACHE_BYTES-1)) & -L1_CACHE_BYTES)
 
 
 
 /* bytes per L1 instruction cache line */
 
 /* bytes per L1 instruction cache line */
 
 #define L1I_CACHE_SHIFT		CHIP_L1I_LOG_LINE_SIZE()
 
 #define L1I_CACHE_SHIFT		CHIP_L1I_LOG_LINE_SIZE()