|
@@ -73,9 +73,14 @@ struct pci_controller {
|
|
|
* Used for variants of PCI indirect handling and possible quirks:
|
|
|
* SET_CFG_TYPE - used on 4xx or any PHB that does explicit type0/1
|
|
|
* EXT_REG - provides access to PCI-e extended registers
|
|
|
+ * SURPRESS_PRIMARY_BUS - we surpress the setting of PCI_PRIMARY_BUS
|
|
|
+ * on Freescale PCI-e controllers since they used the PCI_PRIMARY_BUS
|
|
|
+ * to determine which bus number to match on when generating type0
|
|
|
+ * config cycles
|
|
|
*/
|
|
|
#define PPC_INDIRECT_TYPE_SET_CFG_TYPE (0x00000001)
|
|
|
#define PPC_INDIRECT_TYPE_EXT_REG (0x00000002)
|
|
|
+#define PPC_INDIRECT_TYPE_SURPRESS_PRIMARY_BUS (0x00000004)
|
|
|
u32 indirect_type;
|
|
|
|
|
|
/* Currently, we limit ourselves to 1 IO range and 3 mem
|