|
@@ -279,7 +279,7 @@ static struct clk dpll_abe_ck = {
|
|
.parent = &abe_dpll_refclk_mux_ck,
|
|
.parent = &abe_dpll_refclk_mux_ck,
|
|
.dpll_data = &dpll_abe_dd,
|
|
.dpll_data = &dpll_abe_dd,
|
|
.init = &omap2_init_dpll_parent,
|
|
.init = &omap2_init_dpll_parent,
|
|
- .ops = &clkops_noncore_dpll_ops,
|
|
|
|
|
|
+ .ops = &omap4_clkops_noncore_dpll_ops,
|
|
.recalc = &omap3_dpll_recalc,
|
|
.recalc = &omap3_dpll_recalc,
|
|
.round_rate = &omap2_dpll_round_rate,
|
|
.round_rate = &omap2_dpll_round_rate,
|
|
.set_rate = &omap3_noncore_dpll_set_rate,
|
|
.set_rate = &omap3_noncore_dpll_set_rate,
|
|
@@ -668,7 +668,7 @@ static struct clk dpll_iva_ck = {
|
|
.parent = &dpll_sys_ref_clk,
|
|
.parent = &dpll_sys_ref_clk,
|
|
.dpll_data = &dpll_iva_dd,
|
|
.dpll_data = &dpll_iva_dd,
|
|
.init = &omap2_init_dpll_parent,
|
|
.init = &omap2_init_dpll_parent,
|
|
- .ops = &clkops_noncore_dpll_ops,
|
|
|
|
|
|
+ .ops = &omap4_clkops_noncore_dpll_ops,
|
|
.recalc = &omap3_dpll_recalc,
|
|
.recalc = &omap3_dpll_recalc,
|
|
.round_rate = &omap2_dpll_round_rate,
|
|
.round_rate = &omap2_dpll_round_rate,
|
|
.set_rate = &omap3_noncore_dpll_set_rate,
|
|
.set_rate = &omap3_noncore_dpll_set_rate,
|
|
@@ -731,7 +731,7 @@ static struct clk dpll_mpu_ck = {
|
|
.parent = &dpll_sys_ref_clk,
|
|
.parent = &dpll_sys_ref_clk,
|
|
.dpll_data = &dpll_mpu_dd,
|
|
.dpll_data = &dpll_mpu_dd,
|
|
.init = &omap2_init_dpll_parent,
|
|
.init = &omap2_init_dpll_parent,
|
|
- .ops = &clkops_noncore_dpll_ops,
|
|
|
|
|
|
+ .ops = &omap4_clkops_noncore_dpll_ops,
|
|
.recalc = &omap3_dpll_recalc,
|
|
.recalc = &omap3_dpll_recalc,
|
|
.round_rate = &omap2_dpll_round_rate,
|
|
.round_rate = &omap2_dpll_round_rate,
|
|
.set_rate = &omap3_noncore_dpll_set_rate,
|
|
.set_rate = &omap3_noncore_dpll_set_rate,
|
|
@@ -807,7 +807,7 @@ static struct clk dpll_per_ck = {
|
|
.parent = &dpll_sys_ref_clk,
|
|
.parent = &dpll_sys_ref_clk,
|
|
.dpll_data = &dpll_per_dd,
|
|
.dpll_data = &dpll_per_dd,
|
|
.init = &omap2_init_dpll_parent,
|
|
.init = &omap2_init_dpll_parent,
|
|
- .ops = &clkops_noncore_dpll_ops,
|
|
|
|
|
|
+ .ops = &omap4_clkops_noncore_dpll_ops,
|
|
.recalc = &omap3_dpll_recalc,
|
|
.recalc = &omap3_dpll_recalc,
|
|
.round_rate = &omap2_dpll_round_rate,
|
|
.round_rate = &omap2_dpll_round_rate,
|
|
.set_rate = &omap3_noncore_dpll_set_rate,
|
|
.set_rate = &omap3_noncore_dpll_set_rate,
|
|
@@ -930,7 +930,7 @@ static struct clk dpll_unipro_ck = {
|
|
.parent = &dpll_sys_ref_clk,
|
|
.parent = &dpll_sys_ref_clk,
|
|
.dpll_data = &dpll_unipro_dd,
|
|
.dpll_data = &dpll_unipro_dd,
|
|
.init = &omap2_init_dpll_parent,
|
|
.init = &omap2_init_dpll_parent,
|
|
- .ops = &clkops_noncore_dpll_ops,
|
|
|
|
|
|
+ .ops = &omap4_clkops_noncore_dpll_ops,
|
|
.recalc = &omap3_dpll_recalc,
|
|
.recalc = &omap3_dpll_recalc,
|
|
.round_rate = &omap2_dpll_round_rate,
|
|
.round_rate = &omap2_dpll_round_rate,
|
|
.set_rate = &omap3_noncore_dpll_set_rate,
|
|
.set_rate = &omap3_noncore_dpll_set_rate,
|
|
@@ -988,7 +988,7 @@ static struct clk dpll_usb_ck = {
|
|
.parent = &dpll_sys_ref_clk,
|
|
.parent = &dpll_sys_ref_clk,
|
|
.dpll_data = &dpll_usb_dd,
|
|
.dpll_data = &dpll_usb_dd,
|
|
.init = &omap2_init_dpll_parent,
|
|
.init = &omap2_init_dpll_parent,
|
|
- .ops = &clkops_noncore_dpll_ops,
|
|
|
|
|
|
+ .ops = &omap4_clkops_noncore_dpll_ops,
|
|
.recalc = &omap3_dpll_recalc,
|
|
.recalc = &omap3_dpll_recalc,
|
|
.round_rate = &omap2_dpll_round_rate,
|
|
.round_rate = &omap2_dpll_round_rate,
|
|
.set_rate = &omap3_noncore_dpll_set_rate,
|
|
.set_rate = &omap3_noncore_dpll_set_rate,
|