|
@@ -69,6 +69,9 @@
|
|
|
#gpio-cells = <2>;
|
|
|
interrupt-controller;
|
|
|
#interrupt-cells = <1>;
|
|
|
+ reg = <0x44e07000 0x1000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <96>;
|
|
|
};
|
|
|
|
|
|
gpio2: gpio@4804c000 {
|
|
@@ -78,6 +81,9 @@
|
|
|
#gpio-cells = <2>;
|
|
|
interrupt-controller;
|
|
|
#interrupt-cells = <1>;
|
|
|
+ reg = <0x4804c000 0x1000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <98>;
|
|
|
};
|
|
|
|
|
|
gpio3: gpio@481ac000 {
|
|
@@ -87,6 +93,9 @@
|
|
|
#gpio-cells = <2>;
|
|
|
interrupt-controller;
|
|
|
#interrupt-cells = <1>;
|
|
|
+ reg = <0x481ac000 0x1000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <32>;
|
|
|
};
|
|
|
|
|
|
gpio4: gpio@481ae000 {
|
|
@@ -96,12 +105,18 @@
|
|
|
#gpio-cells = <2>;
|
|
|
interrupt-controller;
|
|
|
#interrupt-cells = <1>;
|
|
|
+ reg = <0x481ae000 0x1000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <62>;
|
|
|
};
|
|
|
|
|
|
uart1: serial@44e09000 {
|
|
|
compatible = "ti,omap3-uart";
|
|
|
ti,hwmods = "uart1";
|
|
|
clock-frequency = <48000000>;
|
|
|
+ reg = <0x44e09000 0x2000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <72>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
@@ -109,6 +124,9 @@
|
|
|
compatible = "ti,omap3-uart";
|
|
|
ti,hwmods = "uart2";
|
|
|
clock-frequency = <48000000>;
|
|
|
+ reg = <0x48022000 0x2000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <73>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
@@ -116,6 +134,9 @@
|
|
|
compatible = "ti,omap3-uart";
|
|
|
ti,hwmods = "uart3";
|
|
|
clock-frequency = <48000000>;
|
|
|
+ reg = <0x48024000 0x2000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <74>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
@@ -123,6 +144,9 @@
|
|
|
compatible = "ti,omap3-uart";
|
|
|
ti,hwmods = "uart4";
|
|
|
clock-frequency = <48000000>;
|
|
|
+ reg = <0x481a6000 0x2000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <44>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
@@ -130,6 +154,9 @@
|
|
|
compatible = "ti,omap3-uart";
|
|
|
ti,hwmods = "uart5";
|
|
|
clock-frequency = <48000000>;
|
|
|
+ reg = <0x481a8000 0x2000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <45>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
@@ -137,6 +164,9 @@
|
|
|
compatible = "ti,omap3-uart";
|
|
|
ti,hwmods = "uart6";
|
|
|
clock-frequency = <48000000>;
|
|
|
+ reg = <0x481aa000 0x2000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <46>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
@@ -145,6 +175,9 @@
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
ti,hwmods = "i2c1";
|
|
|
+ reg = <0x44e0b000 0x1000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <70>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
@@ -153,6 +186,9 @@
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
ti,hwmods = "i2c2";
|
|
|
+ reg = <0x4802a000 0x1000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <71>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
@@ -161,12 +197,18 @@
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <0>;
|
|
|
ti,hwmods = "i2c3";
|
|
|
+ reg = <0x4819c000 0x1000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <30>;
|
|
|
status = "disabled";
|
|
|
};
|
|
|
|
|
|
wdt2: wdt@44e35000 {
|
|
|
compatible = "ti,omap3-wdt";
|
|
|
ti,hwmods = "wd_timer2";
|
|
|
+ reg = <0x44e35000 0x1000>;
|
|
|
+ interrupt-parent = <&intc>;
|
|
|
+ interrupts = <91>;
|
|
|
};
|
|
|
};
|
|
|
};
|