|
@@ -660,7 +660,7 @@ int r100_pci_gart_enable(struct radeon_device *rdev)
|
|
|
tmp = RREG32(RADEON_AIC_CNTL) | RADEON_PCIGART_TRANSLATE_EN;
|
|
|
WREG32(RADEON_AIC_CNTL, tmp);
|
|
|
r100_pci_gart_tlb_flush(rdev);
|
|
|
- DRM_INFO("PCIE GART of %uM enabled (table at 0x%016llX).\n",
|
|
|
+ DRM_INFO("PCI GART of %uM enabled (table at 0x%016llX).\n",
|
|
|
(unsigned)(rdev->mc.gtt_size >> 20),
|
|
|
(unsigned long long)rdev->gart.table_addr);
|
|
|
rdev->gart.ready = true;
|