|
@@ -241,6 +241,46 @@
|
|
|
ti,hwmods = "i2c5";
|
|
|
};
|
|
|
|
|
|
+ mcspi1: spi@48098000 {
|
|
|
+ compatible = "ti,omap4-mcspi";
|
|
|
+ reg = <0x48098000 0x200>;
|
|
|
+ interrupts = <0 65 0x4>;
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ ti,hwmods = "mcspi1";
|
|
|
+ ti,spi-num-cs = <4>;
|
|
|
+ };
|
|
|
+
|
|
|
+ mcspi2: spi@4809a000 {
|
|
|
+ compatible = "ti,omap4-mcspi";
|
|
|
+ reg = <0x4809a000 0x200>;
|
|
|
+ interrupts = <0 66 0x4>;
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ ti,hwmods = "mcspi2";
|
|
|
+ ti,spi-num-cs = <2>;
|
|
|
+ };
|
|
|
+
|
|
|
+ mcspi3: spi@480b8000 {
|
|
|
+ compatible = "ti,omap4-mcspi";
|
|
|
+ reg = <0x480b8000 0x200>;
|
|
|
+ interrupts = <0 91 0x4>;
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ ti,hwmods = "mcspi3";
|
|
|
+ ti,spi-num-cs = <2>;
|
|
|
+ };
|
|
|
+
|
|
|
+ mcspi4: spi@480ba000 {
|
|
|
+ compatible = "ti,omap4-mcspi";
|
|
|
+ reg = <0x480ba000 0x200>;
|
|
|
+ interrupts = <0 48 0x4>;
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ ti,hwmods = "mcspi4";
|
|
|
+ ti,spi-num-cs = <1>;
|
|
|
+ };
|
|
|
+
|
|
|
uart1: serial@4806a000 {
|
|
|
compatible = "ti,omap4-uart";
|
|
|
reg = <0x4806a000 0x100>;
|