|
@@ -1427,6 +1427,8 @@ static void radeon_pm_full_reset_sdram(struct radeonfb_info *rinfo)
|
|
|
mdelay( 15);
|
|
|
}
|
|
|
|
|
|
+#if defined(CONFIG_PM)
|
|
|
+#if defined(CONFIG_X86) || defined(CONFIG_PPC_PMAC)
|
|
|
static void radeon_pm_reset_pad_ctlr_strength(struct radeonfb_info *rinfo)
|
|
|
{
|
|
|
u32 tmp, tmp2;
|
|
@@ -1939,9 +1941,10 @@ static void radeon_reinitialize_M10(struct radeonfb_info *rinfo)
|
|
|
*/
|
|
|
radeon_pm_m10_enable_lvds_spread_spectrum(rinfo);
|
|
|
}
|
|
|
+#endif
|
|
|
|
|
|
#ifdef CONFIG_PPC_OF
|
|
|
-
|
|
|
+#ifdef CONFIG_PPC_PMAC
|
|
|
static void radeon_pm_m9p_reconfigure_mc(struct radeonfb_info *rinfo)
|
|
|
{
|
|
|
OUTREG(MC_CNTL, rinfo->save_regs[46]);
|
|
@@ -2202,6 +2205,8 @@ static void radeon_reinitialize_M9P(struct radeonfb_info *rinfo)
|
|
|
radeon_pm_restore_pixel_pll(rinfo);
|
|
|
radeon_pm_m10_enable_lvds_spread_spectrum(rinfo);
|
|
|
}
|
|
|
+#endif
|
|
|
+#endif
|
|
|
|
|
|
#if 0 /* Not ready yet */
|
|
|
static void radeon_reinitialize_QW(struct radeonfb_info *rinfo)
|