|
@@ -55,12 +55,18 @@ int tmio_core_mmc_resume(void __iomem *cnf, int shift, unsigned long base);
|
|
void tmio_core_mmc_pwr(void __iomem *cnf, int shift, int state);
|
|
void tmio_core_mmc_pwr(void __iomem *cnf, int shift, int state);
|
|
void tmio_core_mmc_clk_div(void __iomem *cnf, int shift, int state);
|
|
void tmio_core_mmc_clk_div(void __iomem *cnf, int shift, int state);
|
|
|
|
|
|
|
|
+struct tmio_mmc_dma {
|
|
|
|
+ void *chan_priv_tx;
|
|
|
|
+ void *chan_priv_rx;
|
|
|
|
+};
|
|
|
|
+
|
|
/*
|
|
/*
|
|
* data for the MMC controller
|
|
* data for the MMC controller
|
|
*/
|
|
*/
|
|
struct tmio_mmc_data {
|
|
struct tmio_mmc_data {
|
|
unsigned int hclk;
|
|
unsigned int hclk;
|
|
unsigned long capabilities;
|
|
unsigned long capabilities;
|
|
|
|
+ struct tmio_mmc_dma *dma;
|
|
void (*set_pwr)(struct platform_device *host, int state);
|
|
void (*set_pwr)(struct platform_device *host, int state);
|
|
void (*set_clk_div)(struct platform_device *host, int state);
|
|
void (*set_clk_div)(struct platform_device *host, int state);
|
|
};
|
|
};
|