Browse Source

[PATCH] i386: Don't discard upper 32bits of HWCR on K8

Need to use long long, not long when RMWing a MSR. I think
it's harmless right now, but still should be better fixed
if AMD adds any bits in the upper 32bit of HWCR.

Bug was introduced with the TLB flush filter fix for i386

Signed-off-by: Andi Kleen <ak@suse.de>
Signed-off-by: Linus Torvalds <torvalds@osdl.org>
Andi Kleen 19 years ago
parent
commit
3c92c2ba33
1 changed files with 1 additions and 1 deletions
  1. 1 1
      arch/i386/kernel/cpu/amd.c

+ 1 - 1
arch/i386/kernel/cpu/amd.c

@@ -29,7 +29,7 @@ static void __init init_amd(struct cpuinfo_x86 *c)
 	int r;
 	int r;
 
 
 #ifdef CONFIG_SMP
 #ifdef CONFIG_SMP
-	unsigned long value;
+	unsigned long long value;
 
 
 	/* Disable TLB flush filter by setting HWCR.FFDIS on K8
 	/* Disable TLB flush filter by setting HWCR.FFDIS on K8
 	 * bit 6 of msr C001_0015
 	 * bit 6 of msr C001_0015