|
@@ -33,7 +33,6 @@ void __save_processor_state(struct saved_context *ctxt)
|
|
|
asm volatile ("str %0" : "=m" (ctxt->tr));
|
|
|
|
|
|
/* XMM0..XMM15 should be handled by kernel_fpu_begin(). */
|
|
|
- /* EFER should be constant for kernel version, no need to handle it. */
|
|
|
/*
|
|
|
* segment registers
|
|
|
*/
|
|
@@ -50,6 +49,7 @@ void __save_processor_state(struct saved_context *ctxt)
|
|
|
/*
|
|
|
* control registers
|
|
|
*/
|
|
|
+ rdmsrl(MSR_EFER, ctxt->efer);
|
|
|
asm volatile ("movq %%cr0, %0" : "=r" (ctxt->cr0));
|
|
|
asm volatile ("movq %%cr2, %0" : "=r" (ctxt->cr2));
|
|
|
asm volatile ("movq %%cr3, %0" : "=r" (ctxt->cr3));
|
|
@@ -75,6 +75,7 @@ void __restore_processor_state(struct saved_context *ctxt)
|
|
|
/*
|
|
|
* control registers
|
|
|
*/
|
|
|
+ wrmsrl(MSR_EFER, ctxt->efer);
|
|
|
asm volatile ("movq %0, %%cr8" :: "r" (ctxt->cr8));
|
|
|
asm volatile ("movq %0, %%cr4" :: "r" (ctxt->cr4));
|
|
|
asm volatile ("movq %0, %%cr3" :: "r" (ctxt->cr3));
|