|
@@ -299,6 +299,7 @@ static inline int map_8250_out_reg(struct uart_8250_port *up, int offset)
|
|
|
|
|
|
static unsigned int serial_in(struct uart_8250_port *up, int offset)
|
|
static unsigned int serial_in(struct uart_8250_port *up, int offset)
|
|
{
|
|
{
|
|
|
|
+ unsigned int tmp;
|
|
offset = map_8250_in_reg(up, offset) << up->port.regshift;
|
|
offset = map_8250_in_reg(up, offset) << up->port.regshift;
|
|
|
|
|
|
switch (up->port.iotype) {
|
|
switch (up->port.iotype) {
|
|
@@ -317,6 +318,13 @@ static unsigned int serial_in(struct uart_8250_port *up, int offset)
|
|
return __raw_readl(up->port.membase + offset);
|
|
return __raw_readl(up->port.membase + offset);
|
|
#endif
|
|
#endif
|
|
|
|
|
|
|
|
+ case UPIO_TSI:
|
|
|
|
+ if (offset == UART_IIR) {
|
|
|
|
+ tmp = readl((u32 *)(up->port.membase + UART_RX));
|
|
|
|
+ return (cpu_to_le32(tmp) >> 8) & 0xff;
|
|
|
|
+ } else
|
|
|
|
+ return readb(up->port.membase + offset);
|
|
|
|
+
|
|
default:
|
|
default:
|
|
return inb(up->port.iobase + offset);
|
|
return inb(up->port.iobase + offset);
|
|
}
|
|
}
|
|
@@ -346,6 +354,10 @@ serial_out(struct uart_8250_port *up, int offset, int value)
|
|
__raw_writel(value, up->port.membase + offset);
|
|
__raw_writel(value, up->port.membase + offset);
|
|
break;
|
|
break;
|
|
#endif
|
|
#endif
|
|
|
|
+ case UPIO_TSI:
|
|
|
|
+ if (!((offset == UART_IER) && (value & UART_IER_UUE)))
|
|
|
|
+ writeb(value, up->port.membase + offset);
|
|
|
|
+ break;
|
|
|
|
|
|
default:
|
|
default:
|
|
outb(value, up->port.iobase + offset);
|
|
outb(value, up->port.iobase + offset);
|