|
@@ -194,11 +194,10 @@ static unsigned long summit_check_apicid_present(int bit)
|
|
|
return 1;
|
|
|
}
|
|
|
|
|
|
-static void summit_init_apic_ldr(void)
|
|
|
+static int summit_early_logical_apicid(int cpu)
|
|
|
{
|
|
|
- unsigned long val, id;
|
|
|
int count = 0;
|
|
|
- u8 my_id = (u8)hard_smp_processor_id();
|
|
|
+ u8 my_id = early_per_cpu(x86_cpu_to_apicid, cpu);
|
|
|
u8 my_cluster = APIC_CLUSTER(my_id);
|
|
|
#ifdef CONFIG_SMP
|
|
|
u8 lid;
|
|
@@ -214,7 +213,15 @@ static void summit_init_apic_ldr(void)
|
|
|
/* We only have a 4 wide bitmap in cluster mode. If a deranged
|
|
|
* BIOS puts 5 CPUs in one APIC cluster, we're hosed. */
|
|
|
BUG_ON(count >= XAPIC_DEST_CPUS_SHIFT);
|
|
|
- id = my_cluster | (1UL << count);
|
|
|
+ return my_cluster | (1UL << count);
|
|
|
+}
|
|
|
+
|
|
|
+static void summit_init_apic_ldr(void)
|
|
|
+{
|
|
|
+ int cpu = smp_processor_id();
|
|
|
+ unsigned long id = early_per_cpu(x86_cpu_to_logical_apicid, cpu);
|
|
|
+ unsigned long val;
|
|
|
+
|
|
|
apic_write(APIC_DFR, SUMMIT_APIC_DFR_VALUE);
|
|
|
val = apic_read(APIC_LDR) & ~APIC_LDR_MASK;
|
|
|
val |= SET_APIC_LOGICAL_ID(id);
|
|
@@ -553,5 +560,5 @@ struct apic apic_summit = {
|
|
|
.wait_icr_idle = native_apic_wait_icr_idle,
|
|
|
.safe_wait_icr_idle = native_safe_apic_wait_icr_idle,
|
|
|
|
|
|
- .x86_32_early_logical_apicid = noop_x86_32_early_logical_apicid,
|
|
|
+ .x86_32_early_logical_apicid = summit_early_logical_apicid,
|
|
|
};
|