|
@@ -26,52 +26,18 @@
|
|
|
#include <linux/kernel.h>
|
|
|
#include <linux/platform_device.h>
|
|
|
#include <linux/i2c.h>
|
|
|
+#include <linux/i2c-omap.h>
|
|
|
#include <linux/slab.h>
|
|
|
#include <linux/err.h>
|
|
|
#include <linux/clk.h>
|
|
|
|
|
|
#include <mach/irqs.h>
|
|
|
-#include <plat/i2c.h>
|
|
|
-#include <plat/omap_device.h>
|
|
|
+#include <plat/cpu.h>
|
|
|
|
|
|
-#define OMAP_I2C_SIZE 0x3f
|
|
|
-#define OMAP1_I2C_BASE 0xfffb3800
|
|
|
-#define OMAP1_INT_I2C (32 + 4)
|
|
|
+#include "i2c.h"
|
|
|
|
|
|
-static const char name[] = "omap_i2c";
|
|
|
-
|
|
|
-#define I2C_RESOURCE_BUILDER(base, irq) \
|
|
|
- { \
|
|
|
- .start = (base), \
|
|
|
- .end = (base) + OMAP_I2C_SIZE, \
|
|
|
- .flags = IORESOURCE_MEM, \
|
|
|
- }, \
|
|
|
- { \
|
|
|
- .start = (irq), \
|
|
|
- .flags = IORESOURCE_IRQ, \
|
|
|
- },
|
|
|
-
|
|
|
-static struct resource i2c_resources[][2] = {
|
|
|
- { I2C_RESOURCE_BUILDER(0, 0) },
|
|
|
-};
|
|
|
-
|
|
|
-#define I2C_DEV_BUILDER(bus_id, res, data) \
|
|
|
- { \
|
|
|
- .id = (bus_id), \
|
|
|
- .name = name, \
|
|
|
- .num_resources = ARRAY_SIZE(res), \
|
|
|
- .resource = (res), \
|
|
|
- .dev = { \
|
|
|
- .platform_data = (data), \
|
|
|
- }, \
|
|
|
- }
|
|
|
-
|
|
|
-#define MAX_OMAP_I2C_HWMOD_NAME_LEN 16
|
|
|
#define OMAP_I2C_MAX_CONTROLLERS 4
|
|
|
static struct omap_i2c_bus_platform_data i2c_pdata[OMAP_I2C_MAX_CONTROLLERS];
|
|
|
-static struct platform_device omap_i2c_devices[] = {
|
|
|
- I2C_DEV_BUILDER(1, i2c_resources[0], &i2c_pdata[0]),
|
|
|
-};
|
|
|
|
|
|
#define OMAP_I2C_CMDLINE_SETUP (BIT(31))
|
|
|
|
|
@@ -91,95 +57,6 @@ static int __init omap_i2c_nr_ports(void)
|
|
|
return ports;
|
|
|
}
|
|
|
|
|
|
-static inline int omap1_i2c_add_bus(int bus_id)
|
|
|
-{
|
|
|
- struct platform_device *pdev;
|
|
|
- struct omap_i2c_bus_platform_data *pdata;
|
|
|
- struct resource *res;
|
|
|
-
|
|
|
- omap1_i2c_mux_pins(bus_id);
|
|
|
-
|
|
|
- pdev = &omap_i2c_devices[bus_id - 1];
|
|
|
- res = pdev->resource;
|
|
|
- res[0].start = OMAP1_I2C_BASE;
|
|
|
- res[0].end = res[0].start + OMAP_I2C_SIZE;
|
|
|
- res[1].start = OMAP1_INT_I2C;
|
|
|
- pdata = &i2c_pdata[bus_id - 1];
|
|
|
-
|
|
|
- /* all OMAP1 have IP version 1 register set */
|
|
|
- pdata->rev = OMAP_I2C_IP_VERSION_1;
|
|
|
-
|
|
|
- /* all OMAP1 I2C are implemented like this */
|
|
|
- pdata->flags = OMAP_I2C_FLAG_NO_FIFO |
|
|
|
- OMAP_I2C_FLAG_SIMPLE_CLOCK |
|
|
|
- OMAP_I2C_FLAG_16BIT_DATA_REG |
|
|
|
- OMAP_I2C_FLAG_ALWAYS_ARMXOR_CLK;
|
|
|
-
|
|
|
- /* how the cpu bus is wired up differs for 7xx only */
|
|
|
-
|
|
|
- if (cpu_is_omap7xx())
|
|
|
- pdata->flags |= OMAP_I2C_FLAG_BUS_SHIFT_1;
|
|
|
- else
|
|
|
- pdata->flags |= OMAP_I2C_FLAG_BUS_SHIFT_2;
|
|
|
-
|
|
|
- return platform_device_register(pdev);
|
|
|
-}
|
|
|
-
|
|
|
-
|
|
|
-#ifdef CONFIG_ARCH_OMAP2PLUS
|
|
|
-static inline int omap2_i2c_add_bus(int bus_id)
|
|
|
-{
|
|
|
- int l;
|
|
|
- struct omap_hwmod *oh;
|
|
|
- struct platform_device *pdev;
|
|
|
- char oh_name[MAX_OMAP_I2C_HWMOD_NAME_LEN];
|
|
|
- struct omap_i2c_bus_platform_data *pdata;
|
|
|
- struct omap_i2c_dev_attr *dev_attr;
|
|
|
-
|
|
|
- omap2_i2c_mux_pins(bus_id);
|
|
|
-
|
|
|
- l = snprintf(oh_name, MAX_OMAP_I2C_HWMOD_NAME_LEN, "i2c%d", bus_id);
|
|
|
- WARN(l >= MAX_OMAP_I2C_HWMOD_NAME_LEN,
|
|
|
- "String buffer overflow in I2C%d device setup\n", bus_id);
|
|
|
- oh = omap_hwmod_lookup(oh_name);
|
|
|
- if (!oh) {
|
|
|
- pr_err("Could not look up %s\n", oh_name);
|
|
|
- return -EEXIST;
|
|
|
- }
|
|
|
-
|
|
|
- pdata = &i2c_pdata[bus_id - 1];
|
|
|
- /*
|
|
|
- * pass the hwmod class's CPU-specific knowledge of I2C IP revision in
|
|
|
- * use, and functionality implementation flags, up to the OMAP I2C
|
|
|
- * driver via platform data
|
|
|
- */
|
|
|
- pdata->rev = oh->class->rev;
|
|
|
-
|
|
|
- dev_attr = (struct omap_i2c_dev_attr *)oh->dev_attr;
|
|
|
- pdata->flags = dev_attr->flags;
|
|
|
-
|
|
|
- pdev = omap_device_build(name, bus_id, oh, pdata,
|
|
|
- sizeof(struct omap_i2c_bus_platform_data),
|
|
|
- NULL, 0, 0);
|
|
|
- WARN(IS_ERR(pdev), "Could not build omap_device for %s\n", name);
|
|
|
-
|
|
|
- return PTR_RET(pdev);
|
|
|
-}
|
|
|
-#else
|
|
|
-static inline int omap2_i2c_add_bus(int bus_id)
|
|
|
-{
|
|
|
- return 0;
|
|
|
-}
|
|
|
-#endif
|
|
|
-
|
|
|
-static int __init omap_i2c_add_bus(int bus_id)
|
|
|
-{
|
|
|
- if (cpu_class_is_omap1())
|
|
|
- return omap1_i2c_add_bus(bus_id);
|
|
|
- else
|
|
|
- return omap2_i2c_add_bus(bus_id);
|
|
|
-}
|
|
|
-
|
|
|
/**
|
|
|
* omap_i2c_bus_setup - Process command line options for the I2C bus speed
|
|
|
* @str: String of options
|
|
@@ -218,7 +95,7 @@ static int __init omap_register_i2c_bus_cmdline(void)
|
|
|
for (i = 0; i < ARRAY_SIZE(i2c_pdata); i++)
|
|
|
if (i2c_pdata[i].clkrate & OMAP_I2C_CMDLINE_SETUP) {
|
|
|
i2c_pdata[i].clkrate &= ~OMAP_I2C_CMDLINE_SETUP;
|
|
|
- err = omap_i2c_add_bus(i + 1);
|
|
|
+ err = omap_i2c_add_bus(&i2c_pdata[i], i + 1);
|
|
|
if (err)
|
|
|
goto out;
|
|
|
}
|
|
@@ -256,5 +133,5 @@ int __init omap_register_i2c_bus(int bus_id, u32 clkrate,
|
|
|
|
|
|
i2c_pdata[bus_id - 1].clkrate &= ~OMAP_I2C_CMDLINE_SETUP;
|
|
|
|
|
|
- return omap_i2c_add_bus(bus_id);
|
|
|
+ return omap_i2c_add_bus(&i2c_pdata[bus_id - 1], bus_id);
|
|
|
}
|