|
@@ -2390,8 +2390,17 @@ int ath9k_hw_fill_cap_info(struct ath_hw *ah)
|
|
|
if (AR_SREV_9485_OR_LATER(ah))
|
|
|
ah->enabled_cals |= TX_IQ_ON_AGC_CAL;
|
|
|
}
|
|
|
- if (AR_SREV_9462(ah))
|
|
|
- pCap->hw_caps |= ATH9K_HW_CAP_RTT | ATH9K_HW_CAP_MCI;
|
|
|
+
|
|
|
+ if (AR_SREV_9462(ah)) {
|
|
|
+
|
|
|
+ if (!(ah->ent_mode & AR_ENT_OTP_49GHZ_DISABLE))
|
|
|
+ pCap->hw_caps |= ATH9K_HW_CAP_MCI;
|
|
|
+
|
|
|
+ if (AR_SREV_9462_20(ah))
|
|
|
+ pCap->hw_caps |= ATH9K_HW_CAP_RTT;
|
|
|
+
|
|
|
+ }
|
|
|
+
|
|
|
|
|
|
return 0;
|
|
|
}
|