|
@@ -798,28 +798,29 @@ static int i965_reset_complete(struct drm_device *dev)
|
|
|
static int i965_do_reset(struct drm_device *dev)
|
|
|
{
|
|
|
int ret;
|
|
|
- u8 gdrst;
|
|
|
|
|
|
/*
|
|
|
* Set the domains we want to reset (GRDOM/bits 2 and 3) as
|
|
|
* well as the reset bit (GR/bit 0). Setting the GR bit
|
|
|
* triggers the reset; when done, the hardware will clear it.
|
|
|
*/
|
|
|
- pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
|
|
|
pci_write_config_byte(dev->pdev, I965_GDRST,
|
|
|
- gdrst | GRDOM_RENDER |
|
|
|
- GRDOM_RESET_ENABLE);
|
|
|
+ GRDOM_RENDER | GRDOM_RESET_ENABLE);
|
|
|
ret = wait_for(i965_reset_complete(dev), 500);
|
|
|
if (ret)
|
|
|
return ret;
|
|
|
|
|
|
/* We can't reset render&media without also resetting display ... */
|
|
|
- pci_read_config_byte(dev->pdev, I965_GDRST, &gdrst);
|
|
|
pci_write_config_byte(dev->pdev, I965_GDRST,
|
|
|
- gdrst | GRDOM_MEDIA |
|
|
|
- GRDOM_RESET_ENABLE);
|
|
|
+ GRDOM_MEDIA | GRDOM_RESET_ENABLE);
|
|
|
|
|
|
- return wait_for(i965_reset_complete(dev), 500);
|
|
|
+ ret = wait_for(i965_reset_complete(dev), 500);
|
|
|
+ if (ret)
|
|
|
+ return ret;
|
|
|
+
|
|
|
+ pci_write_config_byte(dev->pdev, I965_GDRST, 0);
|
|
|
+
|
|
|
+ return 0;
|
|
|
}
|
|
|
|
|
|
static int ironlake_do_reset(struct drm_device *dev)
|