|
@@ -0,0 +1,37 @@
|
|
|
+/*
|
|
|
+ * arch/arm/mach-tegra/flowctrl.h
|
|
|
+ *
|
|
|
+ * functions and macros to control the flowcontroller
|
|
|
+ *
|
|
|
+ * Copyright (c) 2010-2012, NVIDIA Corporation. All rights reserved.
|
|
|
+ *
|
|
|
+ * This program is free software; you can redistribute it and/or modify it
|
|
|
+ * under the terms and conditions of the GNU General Public License,
|
|
|
+ * version 2, as published by the Free Software Foundation.
|
|
|
+ *
|
|
|
+ * This program is distributed in the hope that it will be useful, but WITHOUT
|
|
|
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
+ * more details.
|
|
|
+ *
|
|
|
+ * You should have received a copy of the GNU General Public License
|
|
|
+ * along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
+ */
|
|
|
+
|
|
|
+#ifndef __MACH_TEGRA_FLOWCTRL_H
|
|
|
+#define __MACH_TEGRA_FLOWCTRL_H
|
|
|
+
|
|
|
+#define FLOW_CTRL_HALT_CPU0_EVENTS 0x0
|
|
|
+#define FLOW_CTRL_WAITEVENT (2 << 29)
|
|
|
+#define FLOW_CTRL_WAIT_FOR_INTERRUPT (4 << 29)
|
|
|
+#define FLOW_CTRL_JTAG_RESUME (1 << 28)
|
|
|
+#define FLOW_CTRL_HALT_CPU_IRQ (1 << 10)
|
|
|
+#define FLOW_CTRL_HALT_CPU_FIQ (1 << 8)
|
|
|
+#define FLOW_CTRL_CPU0_CSR 0x8
|
|
|
+#define FLOW_CTRL_CSR_INTR_FLAG (1 << 15)
|
|
|
+#define FLOW_CTRL_CSR_EVENT_FLAG (1 << 14)
|
|
|
+#define FLOW_CTRL_CSR_ENABLE (1 << 0)
|
|
|
+#define FLOW_CTRL_HALT_CPU1_EVENTS 0x14
|
|
|
+#define FLOW_CTRL_CPU1_CSR 0x18
|
|
|
+
|
|
|
+#endif
|