|
@@ -63,6 +63,8 @@
|
|
|
#define S3C2410_LCDCON3_GET_HBPD(x) ( ((x) >> 19) & 0x7F)
|
|
|
#define S3C2410_LCDCON3_GET_HFPD(x) ( ((x) >> 0) & 0xFF)
|
|
|
|
|
|
+/* LDCCON4 changes for STN mode on the S3C2412 */
|
|
|
+
|
|
|
#define S3C2410_LCDCON4_MVAL(x) ((x) << 8)
|
|
|
#define S3C2410_LCDCON4_HSPW(x) ((x) << 0)
|
|
|
#define S3C2410_LCDCON4_WLH(x) ((x) << 0)
|
|
@@ -124,6 +126,27 @@
|
|
|
|
|
|
#define S3C2410_TFTPAL(x) S3C2410_LCDREG((0x400 + (x)*4))
|
|
|
|
|
|
+/* S3C2412 registers */
|
|
|
+
|
|
|
+#define S3C2412_TPAL S3C2410_LCDREG(0x20)
|
|
|
+
|
|
|
+#define S3C2412_LCDINTPND S3C2410_LCDREG(0x24)
|
|
|
+#define S3C2412_LCDSRCPND S3C2410_LCDREG(0x28)
|
|
|
+#define S3C2412_LCDINTMSK S3C2410_LCDREG(0x2C)
|
|
|
+
|
|
|
+#define S3C2412_TCONSEL S3C2410_LCDREG(0x30)
|
|
|
+
|
|
|
+#define S3C2412_LCDCON6 S3C2410_LCDREG(0x34)
|
|
|
+#define S3C2412_LCDCON7 S3C2410_LCDREG(0x38)
|
|
|
+#define S3C2412_LCDCON8 S3C2410_LCDREG(0x3C)
|
|
|
+#define S3C2412_LCDCON9 S3C2410_LCDREG(0x40)
|
|
|
+
|
|
|
+#define S3C2412_REDLUT(x) S3C2410_LCDREG(0x44 + ((x)*4))
|
|
|
+#define S3C2412_GREENLUT(x) S3C2410_LCDREG(0x60 + ((x)*4))
|
|
|
+#define S3C2412_BLUELUT(x) S3C2410_LCDREG(0x98 + ((x)*4))
|
|
|
+
|
|
|
+#define S3C2412_FRCPAT(x) S3C2410_LCDREG(0xB4 + ((x)*4))
|
|
|
+
|
|
|
#endif /* ___ASM_ARCH_REGS_LCD_H */
|
|
|
|
|
|
|