|
@@ -27,7 +27,7 @@ static void master_clk_init(struct clk *clk)
|
|
|
clk->rate *= pfc_divisors[__raw_readl(FRQCR) & 0x0003];
|
|
|
}
|
|
|
|
|
|
-static struct clk_ops sh7780_master_clk_ops = {
|
|
|
+static struct sh_clk_ops sh7780_master_clk_ops = {
|
|
|
.init = master_clk_init,
|
|
|
};
|
|
|
|
|
@@ -37,7 +37,7 @@ static unsigned long module_clk_recalc(struct clk *clk)
|
|
|
return clk->parent->rate / pfc_divisors[idx];
|
|
|
}
|
|
|
|
|
|
-static struct clk_ops sh7780_module_clk_ops = {
|
|
|
+static struct sh_clk_ops sh7780_module_clk_ops = {
|
|
|
.recalc = module_clk_recalc,
|
|
|
};
|
|
|
|
|
@@ -47,7 +47,7 @@ static unsigned long bus_clk_recalc(struct clk *clk)
|
|
|
return clk->parent->rate / bfc_divisors[idx];
|
|
|
}
|
|
|
|
|
|
-static struct clk_ops sh7780_bus_clk_ops = {
|
|
|
+static struct sh_clk_ops sh7780_bus_clk_ops = {
|
|
|
.recalc = bus_clk_recalc,
|
|
|
};
|
|
|
|
|
@@ -57,18 +57,18 @@ static unsigned long cpu_clk_recalc(struct clk *clk)
|
|
|
return clk->parent->rate / ifc_divisors[idx];
|
|
|
}
|
|
|
|
|
|
-static struct clk_ops sh7780_cpu_clk_ops = {
|
|
|
+static struct sh_clk_ops sh7780_cpu_clk_ops = {
|
|
|
.recalc = cpu_clk_recalc,
|
|
|
};
|
|
|
|
|
|
-static struct clk_ops *sh7780_clk_ops[] = {
|
|
|
+static struct sh_clk_ops *sh7780_clk_ops[] = {
|
|
|
&sh7780_master_clk_ops,
|
|
|
&sh7780_module_clk_ops,
|
|
|
&sh7780_bus_clk_ops,
|
|
|
&sh7780_cpu_clk_ops,
|
|
|
};
|
|
|
|
|
|
-void __init arch_init_clk_ops(struct clk_ops **ops, int idx)
|
|
|
+void __init arch_init_clk_ops(struct sh_clk_ops **ops, int idx)
|
|
|
{
|
|
|
if (idx < ARRAY_SIZE(sh7780_clk_ops))
|
|
|
*ops = sh7780_clk_ops[idx];
|
|
@@ -80,7 +80,7 @@ static unsigned long shyway_clk_recalc(struct clk *clk)
|
|
|
return clk->parent->rate / cfc_divisors[idx];
|
|
|
}
|
|
|
|
|
|
-static struct clk_ops sh7780_shyway_clk_ops = {
|
|
|
+static struct sh_clk_ops sh7780_shyway_clk_ops = {
|
|
|
.recalc = shyway_clk_recalc,
|
|
|
};
|
|
|
|