|
@@ -61,6 +61,9 @@
|
|
|
#define GPMC_ECC_SIZE_CONFIG 0x1fc
|
|
|
#define GPMC_ECC1_RESULT 0x200
|
|
|
#define GPMC_ECC_BCH_RESULT_0 0x240 /* not available on OMAP2 */
|
|
|
+#define GPMC_ECC_BCH_RESULT_1 0x244 /* not available on OMAP2 */
|
|
|
+#define GPMC_ECC_BCH_RESULT_2 0x248 /* not available on OMAP2 */
|
|
|
+#define GPMC_ECC_BCH_RESULT_3 0x24c /* not available on OMAP2 */
|
|
|
|
|
|
/* GPMC ECC control settings */
|
|
|
#define GPMC_ECC_CTRL_ECCCLEAR 0x100
|
|
@@ -77,6 +80,7 @@
|
|
|
|
|
|
#define GPMC_CS0_OFFSET 0x60
|
|
|
#define GPMC_CS_SIZE 0x30
|
|
|
+#define GPMC_BCH_SIZE 0x10
|
|
|
|
|
|
#define GPMC_MEM_START 0x00000000
|
|
|
#define GPMC_MEM_END 0x3FFFFFFF
|
|
@@ -731,6 +735,8 @@ EXPORT_SYMBOL(gpmc_prefetch_reset);
|
|
|
|
|
|
void gpmc_update_nand_reg(struct gpmc_nand_regs *reg, int cs)
|
|
|
{
|
|
|
+ int i;
|
|
|
+
|
|
|
reg->gpmc_status = gpmc_base + GPMC_STATUS;
|
|
|
reg->gpmc_nand_command = gpmc_base + GPMC_CS0_OFFSET +
|
|
|
GPMC_CS_NAND_COMMAND + GPMC_CS_SIZE * cs;
|
|
@@ -746,7 +752,17 @@ void gpmc_update_nand_reg(struct gpmc_nand_regs *reg, int cs)
|
|
|
reg->gpmc_ecc_control = gpmc_base + GPMC_ECC_CONTROL;
|
|
|
reg->gpmc_ecc_size_config = gpmc_base + GPMC_ECC_SIZE_CONFIG;
|
|
|
reg->gpmc_ecc1_result = gpmc_base + GPMC_ECC1_RESULT;
|
|
|
- reg->gpmc_bch_result0 = gpmc_base + GPMC_ECC_BCH_RESULT_0;
|
|
|
+
|
|
|
+ for (i = 0; i < GPMC_BCH_NUM_REMAINDER; i++) {
|
|
|
+ reg->gpmc_bch_result0[i] = gpmc_base + GPMC_ECC_BCH_RESULT_0 +
|
|
|
+ GPMC_BCH_SIZE * i;
|
|
|
+ reg->gpmc_bch_result1[i] = gpmc_base + GPMC_ECC_BCH_RESULT_1 +
|
|
|
+ GPMC_BCH_SIZE * i;
|
|
|
+ reg->gpmc_bch_result2[i] = gpmc_base + GPMC_ECC_BCH_RESULT_2 +
|
|
|
+ GPMC_BCH_SIZE * i;
|
|
|
+ reg->gpmc_bch_result3[i] = gpmc_base + GPMC_ECC_BCH_RESULT_3 +
|
|
|
+ GPMC_BCH_SIZE * i;
|
|
|
+ }
|
|
|
}
|
|
|
|
|
|
int gpmc_get_client_irq(unsigned irq_config)
|