|
@@ -639,10 +639,10 @@ static int tegra_pcie_enable_controller(void)
|
|
|
pads_writel(0xfa5cfa5c, 0xc8);
|
|
|
|
|
|
/* Wait for the PLL to lock */
|
|
|
- timeout = 2000;
|
|
|
+ timeout = 300;
|
|
|
do {
|
|
|
val = pads_readl(PADS_PLL_CTL);
|
|
|
- mdelay(1);
|
|
|
+ usleep_range(1000, 1000);
|
|
|
if (--timeout == 0) {
|
|
|
pr_err("Tegra PCIe error: timeout waiting for PLL\n");
|
|
|
return -EBUSY;
|
|
@@ -677,7 +677,7 @@ static int tegra_pcie_enable_controller(void)
|
|
|
/* Disable all execptions */
|
|
|
afi_writel(0, AFI_FPCI_ERROR_MASKS);
|
|
|
|
|
|
- return;
|
|
|
+ return 0;
|
|
|
}
|
|
|
|
|
|
static void tegra_pcie_xclk_clamp(bool clamp)
|