|
@@ -50,9 +50,20 @@
|
|
|
#define AMS_DELTA_LATCH2_NAND_NWE 0x0020
|
|
|
#define AMS_DELTA_LATCH2_NAND_ALE 0x0040
|
|
|
#define AMS_DELTA_LATCH2_NAND_CLE 0x0080
|
|
|
+#define AMD_DELTA_LATCH2_KEYBRD_PWR 0x0100
|
|
|
+#define AMD_DELTA_LATCH2_KEYBRD_DATA 0x0200
|
|
|
+#define AMD_DELTA_LATCH2_SCARD_RSTIN 0x0400
|
|
|
+#define AMD_DELTA_LATCH2_SCARD_CMDVCC 0x0800
|
|
|
#define AMS_DELTA_LATCH2_MODEM_NRESET 0x1000
|
|
|
#define AMS_DELTA_LATCH2_MODEM_CODEC 0x2000
|
|
|
|
|
|
+#define AMS_DELTA_GPIO_PIN_KEYBRD_DATA 0
|
|
|
+#define AMS_DELTA_GPIO_PIN_KEYBRD_CLK 1
|
|
|
+#define AMS_DELTA_GPIO_PIN_MODEM_IRQ 2
|
|
|
+#define AMS_DELTA_GPIO_PIN_HOOK_SWITCH 4
|
|
|
+#define AMS_DELTA_GPIO_PIN_SCARD_NOFF 6
|
|
|
+#define AMS_DELTA_GPIO_PIN_SCARD_IO 7
|
|
|
+#define AMS_DELTA_GPIO_PIN_CONFIG 11
|
|
|
#define AMS_DELTA_GPIO_PIN_NAND_RB 12
|
|
|
|
|
|
#ifndef __ASSEMBLY__
|