|
@@ -571,9 +571,6 @@ void __init_or_cpufreq s3c2443_common_setup_clocks(pll_fn get_mpll)
|
|
|
struct clk *xtal_clk;
|
|
|
unsigned long xtal;
|
|
|
unsigned long pll;
|
|
|
- unsigned long fclk;
|
|
|
- unsigned long hclk;
|
|
|
- unsigned long pclk;
|
|
|
int ptr;
|
|
|
|
|
|
xtal_clk = clk_get(NULL, "xtal");
|
|
@@ -582,17 +579,13 @@ void __init_or_cpufreq s3c2443_common_setup_clocks(pll_fn get_mpll)
|
|
|
|
|
|
pll = get_mpll(mpllcon, xtal);
|
|
|
clk_msysclk.clk.rate = pll;
|
|
|
-
|
|
|
- fclk = clk_get_rate(&clk_armdiv);
|
|
|
- hclk = clk_get_rate(&clk_h);
|
|
|
- pclk = clk_get_rate(&clk_p);
|
|
|
-
|
|
|
- s3c24xx_setup_clocks(fclk, hclk, pclk);
|
|
|
+ clk_mpll.rate = pll;
|
|
|
|
|
|
printk("CPU: MPLL %s %ld.%03ld MHz, cpu %ld.%03ld MHz, mem %ld.%03ld MHz, pclk %ld.%03ld MHz\n",
|
|
|
(mpllcon & S3C2443_PLLCON_OFF) ? "off" : "on",
|
|
|
- print_mhz(pll), print_mhz(fclk),
|
|
|
- print_mhz(hclk), print_mhz(pclk));
|
|
|
+ print_mhz(pll), print_mhz(clk_get_rate(&clk_armdiv)),
|
|
|
+ print_mhz(clk_get_rate(&clk_h)),
|
|
|
+ print_mhz(clk_get_rate(&clk_p)));
|
|
|
|
|
|
for (ptr = 0; ptr < ARRAY_SIZE(clksrc_clks); ptr++)
|
|
|
s3c_set_clksrc(&clksrc_clks[ptr], true);
|