|
@@ -95,87 +95,6 @@ struct platform_device mx3_camera = {
|
|
|
},
|
|
|
};
|
|
|
|
|
|
-static struct resource otg_resources[] = {
|
|
|
- {
|
|
|
- .start = MX31_USB_OTG_BASE_ADDR,
|
|
|
- .end = MX31_USB_OTG_BASE_ADDR + 0x1ff,
|
|
|
- .flags = IORESOURCE_MEM,
|
|
|
- }, {
|
|
|
- .start = MX31_INT_USB_OTG,
|
|
|
- .end = MX31_INT_USB_OTG,
|
|
|
- .flags = IORESOURCE_IRQ,
|
|
|
- },
|
|
|
-};
|
|
|
-
|
|
|
-static u64 otg_dmamask = DMA_BIT_MASK(32);
|
|
|
-
|
|
|
-/* OTG host */
|
|
|
-struct platform_device mxc_otg_host = {
|
|
|
- .name = "mxc-ehci",
|
|
|
- .id = 0,
|
|
|
- .dev = {
|
|
|
- .coherent_dma_mask = 0xffffffff,
|
|
|
- .dma_mask = &otg_dmamask,
|
|
|
- },
|
|
|
- .resource = otg_resources,
|
|
|
- .num_resources = ARRAY_SIZE(otg_resources),
|
|
|
-};
|
|
|
-
|
|
|
-/* USB host 1 */
|
|
|
-
|
|
|
-static u64 usbh1_dmamask = ~(u32)0;
|
|
|
-
|
|
|
-static struct resource mxc_usbh1_resources[] = {
|
|
|
- {
|
|
|
- .start = MX31_USB_HS1_BASE_ADDR,
|
|
|
- .end = MX31_USB_HS1_BASE_ADDR + 0x1ff,
|
|
|
- .flags = IORESOURCE_MEM,
|
|
|
- }, {
|
|
|
- .start = MX31_INT_USB_HS1,
|
|
|
- .end = MX31_INT_USB_HS1,
|
|
|
- .flags = IORESOURCE_IRQ,
|
|
|
- },
|
|
|
-};
|
|
|
-
|
|
|
-struct platform_device mxc_usbh1 = {
|
|
|
- .name = "mxc-ehci",
|
|
|
- .id = 1,
|
|
|
- .dev = {
|
|
|
- .coherent_dma_mask = 0xffffffff,
|
|
|
- .dma_mask = &usbh1_dmamask,
|
|
|
- },
|
|
|
- .resource = mxc_usbh1_resources,
|
|
|
- .num_resources = ARRAY_SIZE(mxc_usbh1_resources),
|
|
|
-};
|
|
|
-
|
|
|
-#ifdef CONFIG_ARCH_MX31
|
|
|
-/* USB host 2 */
|
|
|
-static u64 usbh2_dmamask = ~(u32)0;
|
|
|
-
|
|
|
-static struct resource mxc_usbh2_resources[] = {
|
|
|
- {
|
|
|
- .start = MX31_USB_HS2_BASE_ADDR,
|
|
|
- .end = MX31_USB_HS2_BASE_ADDR + 0x1ff,
|
|
|
- .flags = IORESOURCE_MEM,
|
|
|
- }, {
|
|
|
- .start = MX31_INT_USB_HS2,
|
|
|
- .end = MX31_INT_USB_HS2,
|
|
|
- .flags = IORESOURCE_IRQ,
|
|
|
- },
|
|
|
-};
|
|
|
-
|
|
|
-struct platform_device mxc_usbh2 = {
|
|
|
- .name = "mxc-ehci",
|
|
|
- .id = 2,
|
|
|
- .dev = {
|
|
|
- .coherent_dma_mask = 0xffffffff,
|
|
|
- .dma_mask = &usbh2_dmamask,
|
|
|
- },
|
|
|
- .resource = mxc_usbh2_resources,
|
|
|
- .num_resources = ARRAY_SIZE(mxc_usbh2_resources),
|
|
|
-};
|
|
|
-#endif
|
|
|
-
|
|
|
static struct resource imx_wdt_resources[] = {
|
|
|
{
|
|
|
.flags = IORESOURCE_MEM,
|
|
@@ -237,14 +156,6 @@ static int __init mx3_devices_init(void)
|
|
|
#endif
|
|
|
#if defined(CONFIG_ARCH_MX35)
|
|
|
if (cpu_is_mx35()) {
|
|
|
- otg_resources[0].start = MX35_USB_OTG_BASE_ADDR;
|
|
|
- otg_resources[0].end = MX35_USB_OTG_BASE_ADDR + 0x1ff;
|
|
|
- otg_resources[1].start = MX35_INT_USB_OTG;
|
|
|
- otg_resources[1].end = MX35_INT_USB_OTG;
|
|
|
- mxc_usbh1_resources[0].start = MX35_USB_HS_BASE_ADDR;
|
|
|
- mxc_usbh1_resources[0].end = MX35_USB_HS_BASE_ADDR + 0x1ff;
|
|
|
- mxc_usbh1_resources[1].start = MX35_INT_USB_HS;
|
|
|
- mxc_usbh1_resources[1].end = MX35_INT_USB_HS;
|
|
|
imx_wdt_resources[0].start = MX35_WDOG_BASE_ADDR;
|
|
|
imx_wdt_resources[0].end = MX35_WDOG_BASE_ADDR + 0x3fff;
|
|
|
}
|