|
@@ -1120,8 +1120,11 @@ static struct platform_device bfin_sport1_uart_device = {
|
|
#endif
|
|
#endif
|
|
|
|
|
|
#if defined(CONFIG_PATA_PLATFORM) || defined(CONFIG_PATA_PLATFORM_MODULE)
|
|
#if defined(CONFIG_PATA_PLATFORM) || defined(CONFIG_PATA_PLATFORM_MODULE)
|
|
-#define PATA_INT IRQ_PF5
|
|
|
|
|
|
+#define CF_IDE_NAND_CARD_USE_HDD_INTERFACE
|
|
|
|
+/* #define CF_IDE_NAND_CARD_USE_CF_IN_COMMON_MEMORY_MODE */
|
|
|
|
|
|
|
|
+#ifdef CF_IDE_NAND_CARD_USE_HDD_INTERFACE
|
|
|
|
+#define PATA_INT IRQ_PF5
|
|
static struct pata_platform_info bfin_pata_platform_data = {
|
|
static struct pata_platform_info bfin_pata_platform_data = {
|
|
.ioport_shift = 1,
|
|
.ioport_shift = 1,
|
|
.irq_flags = IRQF_TRIGGER_HIGH | IRQF_DISABLED,
|
|
.irq_flags = IRQF_TRIGGER_HIGH | IRQF_DISABLED,
|
|
@@ -1144,6 +1147,24 @@ static struct resource bfin_pata_resources[] = {
|
|
.flags = IORESOURCE_IRQ,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
},
|
|
};
|
|
};
|
|
|
|
+#elif defined(CF_IDE_NAND_CARD_USE_CF_IN_COMMON_MEMORY_MODE)
|
|
|
|
+static struct pata_platform_info bfin_pata_platform_data = {
|
|
|
|
+ .ioport_shift = 0,
|
|
|
|
+};
|
|
|
|
+
|
|
|
|
+static struct resource bfin_pata_resources[] = {
|
|
|
|
+ {
|
|
|
|
+ .start = 0x20211820,
|
|
|
|
+ .end = 0x2021183F,
|
|
|
|
+ .flags = IORESOURCE_MEM,
|
|
|
|
+ },
|
|
|
|
+ {
|
|
|
|
+ .start = 0x2021181C,
|
|
|
|
+ .end = 0x2021181F,
|
|
|
|
+ .flags = IORESOURCE_MEM,
|
|
|
|
+ },
|
|
|
|
+};
|
|
|
|
+#endif
|
|
|
|
|
|
static struct platform_device bfin_pata_device = {
|
|
static struct platform_device bfin_pata_device = {
|
|
.name = "pata_platform",
|
|
.name = "pata_platform",
|