|
@@ -54,7 +54,7 @@
|
|
|
|
|
|
/* PHY CHIP Address */
|
|
/* PHY CHIP Address */
|
|
#define PHY1_ADDR 1 /* For MAC1 */
|
|
#define PHY1_ADDR 1 /* For MAC1 */
|
|
-#define PHY2_ADDR 2 /* For MAC2 */
|
|
|
|
|
|
+#define PHY2_ADDR 3 /* For MAC2 */
|
|
#define PHY_MODE 0x3100 /* PHY CHIP Register 0 */
|
|
#define PHY_MODE 0x3100 /* PHY CHIP Register 0 */
|
|
#define PHY_CAP 0x01E1 /* PHY CHIP Register 4 */
|
|
#define PHY_CAP 0x01E1 /* PHY CHIP Register 4 */
|
|
|
|
|