|
@@ -56,7 +56,6 @@ unsigned long isa_mem_base = 0;
|
|
|
static int cds_pci_slot = 2;
|
|
|
static volatile u8 *cadmus;
|
|
|
|
|
|
-
|
|
|
#ifdef CONFIG_PCI
|
|
|
|
|
|
#define ARCADIA_HOST_BRIDGE_IDSEL 17
|
|
@@ -64,8 +63,7 @@ static volatile u8 *cadmus;
|
|
|
|
|
|
extern int mpc85xx_pci2_busno;
|
|
|
|
|
|
-int
|
|
|
-mpc85xx_exclude_device(u_char bus, u_char devfn)
|
|
|
+static int mpc85xx_exclude_device(u_char bus, u_char devfn)
|
|
|
{
|
|
|
if (bus == 0 && PCI_SLOT(devfn) == 0)
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
@@ -81,8 +79,7 @@ mpc85xx_exclude_device(u_char bus, u_char devfn)
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
|
}
|
|
|
|
|
|
-void __init
|
|
|
-mpc85xx_cds_pcibios_fixup(void)
|
|
|
+static void __init mpc85xx_cds_pcibios_fixup(void)
|
|
|
{
|
|
|
struct pci_dev *dev;
|
|
|
u_char c;
|
|
@@ -144,7 +141,7 @@ static void mpc85xx_8259_cascade(unsigned int irq, struct irq_desc *desc)
|
|
|
#endif /* PPC_I8259 */
|
|
|
#endif /* CONFIG_PCI */
|
|
|
|
|
|
-void __init mpc85xx_cds_pic_init(void)
|
|
|
+static void __init mpc85xx_cds_pic_init(void)
|
|
|
{
|
|
|
struct mpic *mpic;
|
|
|
struct resource r;
|
|
@@ -224,12 +221,10 @@ void __init mpc85xx_cds_pic_init(void)
|
|
|
#endif /* CONFIG_PPC_I8259 */
|
|
|
}
|
|
|
|
|
|
-
|
|
|
/*
|
|
|
* Setup the architecture
|
|
|
*/
|
|
|
-static void __init
|
|
|
-mpc85xx_cds_setup_arch(void)
|
|
|
+static void __init mpc85xx_cds_setup_arch(void)
|
|
|
{
|
|
|
struct device_node *cpu;
|
|
|
#ifdef CONFIG_PCI
|
|
@@ -276,9 +271,7 @@ mpc85xx_cds_setup_arch(void)
|
|
|
#endif
|
|
|
}
|
|
|
|
|
|
-
|
|
|
-void
|
|
|
-mpc85xx_cds_show_cpuinfo(struct seq_file *m)
|
|
|
+static void mpc85xx_cds_show_cpuinfo(struct seq_file *m)
|
|
|
{
|
|
|
uint pvid, svid, phid1;
|
|
|
uint memsize = total_memory;
|