|
@@ -1138,6 +1138,42 @@ int emulate_instruction(struct kvm_vcpu *vcpu,
|
|
|
}
|
|
|
EXPORT_SYMBOL_GPL(emulate_instruction);
|
|
|
|
|
|
+int kvm_hypercall(struct kvm_vcpu *vcpu, struct kvm_run *run)
|
|
|
+{
|
|
|
+ unsigned long nr, a0, a1, a2, a3, a4, a5, ret;
|
|
|
+
|
|
|
+ kvm_arch_ops->decache_regs(vcpu);
|
|
|
+ ret = -KVM_EINVAL;
|
|
|
+#ifdef CONFIG_X86_64
|
|
|
+ if (is_long_mode(vcpu)) {
|
|
|
+ nr = vcpu->regs[VCPU_REGS_RAX];
|
|
|
+ a0 = vcpu->regs[VCPU_REGS_RDI];
|
|
|
+ a1 = vcpu->regs[VCPU_REGS_RSI];
|
|
|
+ a2 = vcpu->regs[VCPU_REGS_RDX];
|
|
|
+ a3 = vcpu->regs[VCPU_REGS_RCX];
|
|
|
+ a4 = vcpu->regs[VCPU_REGS_R8];
|
|
|
+ a5 = vcpu->regs[VCPU_REGS_R9];
|
|
|
+ } else
|
|
|
+#endif
|
|
|
+ {
|
|
|
+ nr = vcpu->regs[VCPU_REGS_RBX] & -1u;
|
|
|
+ a0 = vcpu->regs[VCPU_REGS_RAX] & -1u;
|
|
|
+ a1 = vcpu->regs[VCPU_REGS_RCX] & -1u;
|
|
|
+ a2 = vcpu->regs[VCPU_REGS_RDX] & -1u;
|
|
|
+ a3 = vcpu->regs[VCPU_REGS_RSI] & -1u;
|
|
|
+ a4 = vcpu->regs[VCPU_REGS_RDI] & -1u;
|
|
|
+ a5 = vcpu->regs[VCPU_REGS_RBP] & -1u;
|
|
|
+ }
|
|
|
+ switch (nr) {
|
|
|
+ default:
|
|
|
+ ;
|
|
|
+ }
|
|
|
+ vcpu->regs[VCPU_REGS_RAX] = ret;
|
|
|
+ kvm_arch_ops->cache_regs(vcpu);
|
|
|
+ return 1;
|
|
|
+}
|
|
|
+EXPORT_SYMBOL_GPL(kvm_hypercall);
|
|
|
+
|
|
|
static u64 mk_cr_64(u64 curr_cr, u32 new_val)
|
|
|
{
|
|
|
return (curr_cr & ~((1ULL << 32) - 1)) | new_val;
|