|
@@ -221,7 +221,7 @@ static void init_default_table_values(struct pm8001_hba_info *pm8001_ha)
|
|
|
pm8001_ha->main_cfg_tbl.pm8001_tbl.fatal_err_interrupt = 0x01;
|
|
|
for (i = 0; i < PM8001_MAX_INB_NUM; i++) {
|
|
|
pm8001_ha->inbnd_q_tbl[i].element_pri_size_cnt =
|
|
|
- PM8001_MPI_QUEUE | (64 << 16) | (0x00<<30);
|
|
|
+ PM8001_MPI_QUEUE | (pm8001_ha->iomb_size << 16) | (0x00<<30);
|
|
|
pm8001_ha->inbnd_q_tbl[i].upper_base_addr =
|
|
|
pm8001_ha->memoryMap.region[IB + i].phys_addr_hi;
|
|
|
pm8001_ha->inbnd_q_tbl[i].lower_base_addr =
|
|
@@ -247,7 +247,7 @@ static void init_default_table_values(struct pm8001_hba_info *pm8001_ha)
|
|
|
}
|
|
|
for (i = 0; i < PM8001_MAX_OUTB_NUM; i++) {
|
|
|
pm8001_ha->outbnd_q_tbl[i].element_size_cnt =
|
|
|
- PM8001_MPI_QUEUE | (64 << 16) | (0x01<<30);
|
|
|
+ PM8001_MPI_QUEUE | (pm8001_ha->iomb_size << 16) | (0x01<<30);
|
|
|
pm8001_ha->outbnd_q_tbl[i].upper_base_addr =
|
|
|
pm8001_ha->memoryMap.region[OB + i].phys_addr_hi;
|
|
|
pm8001_ha->outbnd_q_tbl[i].lower_base_addr =
|