|
@@ -53,6 +53,11 @@ static struct clk pioDE_clk = {
|
|
.pmc_mask = 1 << AT91SAM9G45_ID_PIODE,
|
|
.pmc_mask = 1 << AT91SAM9G45_ID_PIODE,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
.type = CLK_TYPE_PERIPHERAL,
|
|
};
|
|
};
|
|
|
|
+static struct clk trng_clk = {
|
|
|
|
+ .name = "trng_clk",
|
|
|
|
+ .pmc_mask = 1 << AT91SAM9G45_ID_TRNG,
|
|
|
|
+ .type = CLK_TYPE_PERIPHERAL,
|
|
|
|
+};
|
|
static struct clk usart0_clk = {
|
|
static struct clk usart0_clk = {
|
|
.name = "usart0_clk",
|
|
.name = "usart0_clk",
|
|
.pmc_mask = 1 << AT91SAM9G45_ID_US0,
|
|
.pmc_mask = 1 << AT91SAM9G45_ID_US0,
|
|
@@ -176,6 +181,7 @@ static struct clk *periph_clocks[] __initdata = {
|
|
&pioB_clk,
|
|
&pioB_clk,
|
|
&pioC_clk,
|
|
&pioC_clk,
|
|
&pioDE_clk,
|
|
&pioDE_clk,
|
|
|
|
+ &trng_clk,
|
|
&usart0_clk,
|
|
&usart0_clk,
|
|
&usart1_clk,
|
|
&usart1_clk,
|
|
&usart2_clk,
|
|
&usart2_clk,
|
|
@@ -215,6 +221,7 @@ static struct clk_lookup periph_clocks_lookups[] = {
|
|
CLKDEV_CON_DEV_ID("t0_clk", "atmel_tcb.1", &tcb0_clk),
|
|
CLKDEV_CON_DEV_ID("t0_clk", "atmel_tcb.1", &tcb0_clk),
|
|
CLKDEV_CON_DEV_ID("pclk", "ssc.0", &ssc0_clk),
|
|
CLKDEV_CON_DEV_ID("pclk", "ssc.0", &ssc0_clk),
|
|
CLKDEV_CON_DEV_ID("pclk", "ssc.1", &ssc1_clk),
|
|
CLKDEV_CON_DEV_ID("pclk", "ssc.1", &ssc1_clk),
|
|
|
|
+ CLKDEV_CON_DEV_ID(NULL, "atmel-trng", &trng_clk),
|
|
};
|
|
};
|
|
|
|
|
|
static struct clk_lookup usart_clocks_lookups[] = {
|
|
static struct clk_lookup usart_clocks_lookups[] = {
|