|
@@ -12,11 +12,15 @@
|
|
|
|
|
|
#include <linux/init.h>
|
|
|
#include <linux/platform_device.h>
|
|
|
+#include <linux/gpio.h>
|
|
|
+#include <linux/delay.h>
|
|
|
+#include <linux/io.h>
|
|
|
|
|
|
#include <mach/common.h>
|
|
|
#include <mach/hardware.h>
|
|
|
#include <mach/imx-uart.h>
|
|
|
#include <mach/iomux-mx51.h>
|
|
|
+#include <mach/mxc_ehci.h>
|
|
|
|
|
|
#include <asm/irq.h>
|
|
|
#include <asm/setup.h>
|
|
@@ -26,6 +30,17 @@
|
|
|
|
|
|
#include "devices.h"
|
|
|
|
|
|
+#define BABBAGE_USB_HUB_RESET (0*32 + 7) /* GPIO_1_7 */
|
|
|
+#define BABBAGE_USBH1_STP (0*32 + 27) /* GPIO_1_27 */
|
|
|
+
|
|
|
+/* USB_CTRL_1 */
|
|
|
+#define MX51_USB_CTRL_1_OFFSET 0x10
|
|
|
+#define MX51_USB_CTRL_UH1_EXT_CLK_EN (1 << 25)
|
|
|
+
|
|
|
+#define MX51_USB_PLLDIV_12_MHZ 0x00
|
|
|
+#define MX51_USB_PLL_DIV_19_2_MHZ 0x01
|
|
|
+#define MX51_USB_PLL_DIV_24_MHZ 0x02
|
|
|
+
|
|
|
static struct platform_device *devices[] __initdata = {
|
|
|
&mxc_fec_device,
|
|
|
};
|
|
@@ -46,6 +61,22 @@ static struct pad_desc mx51babbage_pads[] = {
|
|
|
MX51_PAD_EIM_D26__UART3_TXD,
|
|
|
MX51_PAD_EIM_D27__UART3_RTS,
|
|
|
MX51_PAD_EIM_D24__UART3_CTS,
|
|
|
+
|
|
|
+ /* USB HOST1 */
|
|
|
+ MX51_PAD_USBH1_CLK__USBH1_CLK,
|
|
|
+ MX51_PAD_USBH1_DIR__USBH1_DIR,
|
|
|
+ MX51_PAD_USBH1_NXT__USBH1_NXT,
|
|
|
+ MX51_PAD_USBH1_DATA0__USBH1_DATA0,
|
|
|
+ MX51_PAD_USBH1_DATA1__USBH1_DATA1,
|
|
|
+ MX51_PAD_USBH1_DATA2__USBH1_DATA2,
|
|
|
+ MX51_PAD_USBH1_DATA3__USBH1_DATA3,
|
|
|
+ MX51_PAD_USBH1_DATA4__USBH1_DATA4,
|
|
|
+ MX51_PAD_USBH1_DATA5__USBH1_DATA5,
|
|
|
+ MX51_PAD_USBH1_DATA6__USBH1_DATA6,
|
|
|
+ MX51_PAD_USBH1_DATA7__USBH1_DATA7,
|
|
|
+
|
|
|
+ /* USB HUB reset line*/
|
|
|
+ MX51_PAD_GPIO_1_7__GPIO1_7,
|
|
|
};
|
|
|
|
|
|
/* Serial ports */
|
|
@@ -66,15 +97,113 @@ static inline void mxc_init_imx_uart(void)
|
|
|
}
|
|
|
#endif /* SERIAL_IMX */
|
|
|
|
|
|
+static int gpio_usbh1_active(void)
|
|
|
+{
|
|
|
+ struct pad_desc usbh1stp_gpio = MX51_PAD_USBH1_STP__GPIO_1_27;
|
|
|
+ int ret;
|
|
|
+
|
|
|
+ /* Set USBH1_STP to GPIO and toggle it */
|
|
|
+ mxc_iomux_v3_setup_pad(&usbh1stp_gpio);
|
|
|
+ ret = gpio_request(BABBAGE_USBH1_STP, "usbh1_stp");
|
|
|
+
|
|
|
+ if (ret) {
|
|
|
+ pr_debug("failed to get MX51_PAD_USBH1_STP__GPIO_1_27: %d\n", ret);
|
|
|
+ return ret;
|
|
|
+ }
|
|
|
+ gpio_direction_output(BABBAGE_USBH1_STP, 0);
|
|
|
+ gpio_set_value(BABBAGE_USBH1_STP, 1);
|
|
|
+ msleep(100);
|
|
|
+ gpio_free(BABBAGE_USBH1_STP);
|
|
|
+ return 0;
|
|
|
+}
|
|
|
+
|
|
|
+static inline void babbage_usbhub_reset(void)
|
|
|
+{
|
|
|
+ int ret;
|
|
|
+
|
|
|
+ /* Bring USB hub out of reset */
|
|
|
+ ret = gpio_request(BABBAGE_USB_HUB_RESET, "GPIO1_7");
|
|
|
+ if (ret) {
|
|
|
+ printk(KERN_ERR"failed to get GPIO_USB_HUB_RESET: %d\n", ret);
|
|
|
+ return;
|
|
|
+ }
|
|
|
+ gpio_direction_output(BABBAGE_USB_HUB_RESET, 0);
|
|
|
+
|
|
|
+ /* USB HUB RESET - De-assert USB HUB RESET_N */
|
|
|
+ msleep(1);
|
|
|
+ gpio_set_value(BABBAGE_USB_HUB_RESET, 0);
|
|
|
+ msleep(1);
|
|
|
+ gpio_set_value(BABBAGE_USB_HUB_RESET, 1);
|
|
|
+}
|
|
|
+
|
|
|
+/* This function is board specific as the bit mask for the plldiv will also
|
|
|
+be different for other Freescale SoCs, thus a common bitmask is not
|
|
|
+possible and cannot get place in /plat-mxc/ehci.c.*/
|
|
|
+static int initialize_otg_port(struct platform_device *pdev)
|
|
|
+{
|
|
|
+ u32 v;
|
|
|
+ void __iomem *usb_base;
|
|
|
+ u32 usbother_base;
|
|
|
+
|
|
|
+ usb_base = ioremap(MX51_OTG_BASE_ADDR, SZ_4K);
|
|
|
+ usbother_base = usb_base + MX5_USBOTHER_REGS_OFFSET;
|
|
|
+
|
|
|
+ /* Set the PHY clock to 19.2MHz */
|
|
|
+ v = __raw_readl(usbother_base + MXC_USB_PHY_CTR_FUNC2_OFFSET);
|
|
|
+ v &= ~MX5_USB_UTMI_PHYCTRL1_PLLDIV_MASK;
|
|
|
+ v |= MX51_USB_PLL_DIV_19_2_MHZ;
|
|
|
+ __raw_writel(v, usbother_base + MXC_USB_PHY_CTR_FUNC2_OFFSET);
|
|
|
+ iounmap(usb_base);
|
|
|
+ return 0;
|
|
|
+}
|
|
|
+
|
|
|
+static int initialize_usbh1_port(struct platform_device *pdev)
|
|
|
+{
|
|
|
+ u32 v;
|
|
|
+ void __iomem *usb_base;
|
|
|
+ u32 usbother_base;
|
|
|
+
|
|
|
+ usb_base = ioremap(MX51_OTG_BASE_ADDR, SZ_4K);
|
|
|
+ usbother_base = usb_base + MX5_USBOTHER_REGS_OFFSET;
|
|
|
+
|
|
|
+ /* The clock for the USBH1 ULPI port will come externally from the PHY. */
|
|
|
+ v = __raw_readl(usbother_base + MX51_USB_CTRL_1_OFFSET);
|
|
|
+ __raw_writel(v | MX51_USB_CTRL_UH1_EXT_CLK_EN, usbother_base + MX51_USB_CTRL_1_OFFSET);
|
|
|
+ iounmap(usb_base);
|
|
|
+ return 0;
|
|
|
+}
|
|
|
+
|
|
|
+static struct mxc_usbh_platform_data dr_utmi_config = {
|
|
|
+ .init = initialize_otg_port,
|
|
|
+ .portsc = MXC_EHCI_UTMI_16BIT,
|
|
|
+ .flags = MXC_EHCI_INTERNAL_PHY,
|
|
|
+};
|
|
|
+
|
|
|
+static struct mxc_usbh_platform_data usbh1_config = {
|
|
|
+ .init = initialize_usbh1_port,
|
|
|
+ .portsc = MXC_EHCI_MODE_ULPI,
|
|
|
+ .flags = (MXC_EHCI_POWER_PINS_ENABLED | MXC_EHCI_ITC_NO_THRESHOLD),
|
|
|
+};
|
|
|
+
|
|
|
/*
|
|
|
* Board specific initialization.
|
|
|
*/
|
|
|
static void __init mxc_board_init(void)
|
|
|
{
|
|
|
+ struct pad_desc usbh1stp = MX51_PAD_USBH1_STP__USBH1_STP;
|
|
|
+
|
|
|
mxc_iomux_v3_setup_multiple_pads(mx51babbage_pads,
|
|
|
ARRAY_SIZE(mx51babbage_pads));
|
|
|
mxc_init_imx_uart();
|
|
|
platform_add_devices(devices, ARRAY_SIZE(devices));
|
|
|
+
|
|
|
+ mxc_register_device(&mxc_usbdr_host_device, &dr_utmi_config);
|
|
|
+
|
|
|
+ gpio_usbh1_active();
|
|
|
+ mxc_register_device(&mxc_usbh1_device, &usbh1_config);
|
|
|
+ /* setback USBH1_STP to be function */
|
|
|
+ mxc_iomux_v3_setup_pad(&usbh1stp);
|
|
|
+ babbage_usbhub_reset();
|
|
|
}
|
|
|
|
|
|
static void __init mx51_babbage_timer_init(void)
|