|
@@ -93,6 +93,15 @@ static inline void l2x0_flush_line(unsigned long addr)
|
|
|
}
|
|
|
#endif
|
|
|
|
|
|
+static void l2x0_cache_sync(void)
|
|
|
+{
|
|
|
+ unsigned long flags;
|
|
|
+
|
|
|
+ spin_lock_irqsave(&l2x0_lock, flags);
|
|
|
+ cache_sync();
|
|
|
+ spin_unlock_irqrestore(&l2x0_lock, flags);
|
|
|
+}
|
|
|
+
|
|
|
static inline void l2x0_inv_all(void)
|
|
|
{
|
|
|
unsigned long flags;
|
|
@@ -225,6 +234,7 @@ void __init l2x0_init(void __iomem *base, __u32 aux_val, __u32 aux_mask)
|
|
|
outer_cache.inv_range = l2x0_inv_range;
|
|
|
outer_cache.clean_range = l2x0_clean_range;
|
|
|
outer_cache.flush_range = l2x0_flush_range;
|
|
|
+ outer_cache.sync = l2x0_cache_sync;
|
|
|
|
|
|
printk(KERN_INFO "L2X0 cache controller enabled\n");
|
|
|
}
|