|
@@ -163,11 +163,13 @@ static struct mtd_partition nor_flash_partitions[] = {
|
|
|
.name = "loader",
|
|
|
.offset = 0x00000000,
|
|
|
.size = 512 * 1024,
|
|
|
+ .mask_flags = MTD_WRITEABLE,
|
|
|
},
|
|
|
{
|
|
|
.name = "bootenv",
|
|
|
.offset = MTDPART_OFS_APPEND,
|
|
|
.size = 512 * 1024,
|
|
|
+ .mask_flags = MTD_WRITEABLE,
|
|
|
},
|
|
|
{
|
|
|
.name = "kernel_ro",
|
|
@@ -565,34 +567,127 @@ static struct platform_device *qhd_devices[] __initdata = {
|
|
|
|
|
|
/* FSI */
|
|
|
#define IRQ_FSI evt2irq(0x1840)
|
|
|
+static int __fsi_set_rate(struct clk *clk, long rate, int enable)
|
|
|
+{
|
|
|
+ int ret = 0;
|
|
|
+
|
|
|
+ if (rate <= 0)
|
|
|
+ return ret;
|
|
|
+
|
|
|
+ if (enable) {
|
|
|
+ ret = clk_set_rate(clk, rate);
|
|
|
+ if (0 == ret)
|
|
|
+ ret = clk_enable(clk);
|
|
|
+ } else {
|
|
|
+ clk_disable(clk);
|
|
|
+ }
|
|
|
+
|
|
|
+ return ret;
|
|
|
+}
|
|
|
|
|
|
-static int fsi_set_rate(int is_porta, int rate)
|
|
|
+static int __fsi_set_round_rate(struct clk *clk, long rate, int enable)
|
|
|
+{
|
|
|
+ return __fsi_set_rate(clk, clk_round_rate(clk, rate), enable);
|
|
|
+}
|
|
|
+
|
|
|
+static int fsi_ak4642_set_rate(struct device *dev, int rate, int enable)
|
|
|
+{
|
|
|
+ struct clk *fsia_ick;
|
|
|
+ struct clk *fsiack;
|
|
|
+ int ret = -EIO;
|
|
|
+
|
|
|
+ fsia_ick = clk_get(dev, "icka");
|
|
|
+ if (IS_ERR(fsia_ick))
|
|
|
+ return PTR_ERR(fsia_ick);
|
|
|
+
|
|
|
+ /*
|
|
|
+ * FSIACK is connected to AK4642,
|
|
|
+ * and use external clock pin from it.
|
|
|
+ * it is parent of fsia_ick now.
|
|
|
+ */
|
|
|
+ fsiack = clk_get_parent(fsia_ick);
|
|
|
+ if (!fsiack)
|
|
|
+ goto fsia_ick_out;
|
|
|
+
|
|
|
+ /*
|
|
|
+ * we get 1/1 divided clock by setting same rate to fsiack and fsia_ick
|
|
|
+ *
|
|
|
+ ** FIXME **
|
|
|
+ * Because the freq_table of external clk (fsiack) are all 0,
|
|
|
+ * the return value of clk_round_rate became 0.
|
|
|
+ * So, it use __fsi_set_rate here.
|
|
|
+ */
|
|
|
+ ret = __fsi_set_rate(fsiack, rate, enable);
|
|
|
+ if (ret < 0)
|
|
|
+ goto fsiack_out;
|
|
|
+
|
|
|
+ ret = __fsi_set_round_rate(fsia_ick, rate, enable);
|
|
|
+ if ((ret < 0) && enable)
|
|
|
+ __fsi_set_round_rate(fsiack, rate, 0); /* disable FSI ACK */
|
|
|
+
|
|
|
+fsiack_out:
|
|
|
+ clk_put(fsiack);
|
|
|
+
|
|
|
+fsia_ick_out:
|
|
|
+ clk_put(fsia_ick);
|
|
|
+
|
|
|
+ return 0;
|
|
|
+}
|
|
|
+
|
|
|
+static int fsi_hdmi_set_rate(struct device *dev, int rate, int enable)
|
|
|
{
|
|
|
struct clk *fsib_clk;
|
|
|
struct clk *fdiv_clk = &sh7372_fsidivb_clk;
|
|
|
+ long fsib_rate = 0;
|
|
|
+ long fdiv_rate = 0;
|
|
|
+ int ackmd_bpfmd;
|
|
|
int ret;
|
|
|
|
|
|
- /* set_rate is not needed if port A */
|
|
|
- if (is_porta)
|
|
|
- return 0;
|
|
|
-
|
|
|
- fsib_clk = clk_get(NULL, "fsib_clk");
|
|
|
- if (IS_ERR(fsib_clk))
|
|
|
- return -EINVAL;
|
|
|
-
|
|
|
switch (rate) {
|
|
|
+ case 44100:
|
|
|
+ fsib_rate = rate * 256;
|
|
|
+ ackmd_bpfmd = SH_FSI_ACKMD_256 | SH_FSI_BPFMD_64;
|
|
|
+ break;
|
|
|
case 48000:
|
|
|
- clk_set_rate(fsib_clk, clk_round_rate(fsib_clk, 85428000));
|
|
|
- clk_set_rate(fdiv_clk, clk_round_rate(fdiv_clk, 12204000));
|
|
|
- ret = SH_FSI_ACKMD_256 | SH_FSI_BPFMD_64;
|
|
|
+ fsib_rate = 85428000; /* around 48kHz x 256 x 7 */
|
|
|
+ fdiv_rate = rate * 256;
|
|
|
+ ackmd_bpfmd = SH_FSI_ACKMD_256 | SH_FSI_BPFMD_64;
|
|
|
break;
|
|
|
default:
|
|
|
pr_err("unsupported rate in FSI2 port B\n");
|
|
|
- ret = -EINVAL;
|
|
|
- break;
|
|
|
+ return -EINVAL;
|
|
|
}
|
|
|
|
|
|
+ /* FSI B setting */
|
|
|
+ fsib_clk = clk_get(dev, "ickb");
|
|
|
+ if (IS_ERR(fsib_clk))
|
|
|
+ return -EIO;
|
|
|
+
|
|
|
+ ret = __fsi_set_round_rate(fsib_clk, fsib_rate, enable);
|
|
|
clk_put(fsib_clk);
|
|
|
+ if (ret < 0)
|
|
|
+ return ret;
|
|
|
+
|
|
|
+ /* FSI DIV setting */
|
|
|
+ ret = __fsi_set_round_rate(fdiv_clk, fdiv_rate, enable);
|
|
|
+ if (ret < 0) {
|
|
|
+ /* disable FSI B */
|
|
|
+ if (enable)
|
|
|
+ __fsi_set_round_rate(fsib_clk, fsib_rate, 0);
|
|
|
+ return ret;
|
|
|
+ }
|
|
|
+
|
|
|
+ return ackmd_bpfmd;
|
|
|
+}
|
|
|
+
|
|
|
+static int fsi_set_rate(struct device *dev, int is_porta, int rate, int enable)
|
|
|
+{
|
|
|
+ int ret;
|
|
|
+
|
|
|
+ if (is_porta)
|
|
|
+ ret = fsi_ak4642_set_rate(dev, rate, enable);
|
|
|
+ else
|
|
|
+ ret = fsi_hdmi_set_rate(dev, rate, enable);
|
|
|
|
|
|
return ret;
|
|
|
}
|
|
@@ -874,6 +969,11 @@ static int __init hdmi_init_pm_clock(void)
|
|
|
goto out;
|
|
|
}
|
|
|
|
|
|
+ ret = clk_enable(&sh7372_pllc2_clk);
|
|
|
+ if (ret < 0) {
|
|
|
+ pr_err("Cannot enable pllc2 clock\n");
|
|
|
+ goto out;
|
|
|
+ }
|
|
|
pr_debug("PLLC2 set frequency %lu\n", rate);
|
|
|
|
|
|
ret = clk_set_parent(hdmi_ick, &sh7372_pllc2_clk);
|
|
@@ -890,23 +990,11 @@ out:
|
|
|
|
|
|
device_initcall(hdmi_init_pm_clock);
|
|
|
|
|
|
-#define FSIACK_DUMMY_RATE 48000
|
|
|
static int __init fsi_init_pm_clock(void)
|
|
|
{
|
|
|
struct clk *fsia_ick;
|
|
|
int ret;
|
|
|
|
|
|
- /*
|
|
|
- * FSIACK is connected to AK4642,
|
|
|
- * and the rate is depend on playing sound rate.
|
|
|
- * So, set dummy rate (= 48k) here
|
|
|
- */
|
|
|
- ret = clk_set_rate(&sh7372_fsiack_clk, FSIACK_DUMMY_RATE);
|
|
|
- if (ret < 0) {
|
|
|
- pr_err("Cannot set FSIACK dummy rate: %d\n", ret);
|
|
|
- return ret;
|
|
|
- }
|
|
|
-
|
|
|
fsia_ick = clk_get(&fsi_device.dev, "icka");
|
|
|
if (IS_ERR(fsia_ick)) {
|
|
|
ret = PTR_ERR(fsia_ick);
|
|
@@ -915,16 +1003,9 @@ static int __init fsi_init_pm_clock(void)
|
|
|
}
|
|
|
|
|
|
ret = clk_set_parent(fsia_ick, &sh7372_fsiack_clk);
|
|
|
- if (ret < 0) {
|
|
|
- pr_err("Cannot set FSI-A parent: %d\n", ret);
|
|
|
- goto out;
|
|
|
- }
|
|
|
-
|
|
|
- ret = clk_set_rate(fsia_ick, FSIACK_DUMMY_RATE);
|
|
|
if (ret < 0)
|
|
|
- pr_err("Cannot set FSI-A rate: %d\n", ret);
|
|
|
+ pr_err("Cannot set FSI-A parent: %d\n", ret);
|
|
|
|
|
|
-out:
|
|
|
clk_put(fsia_ick);
|
|
|
|
|
|
return ret;
|