|
@@ -214,7 +214,7 @@ subsys_initcall(openrd_pci_init);
|
|
#ifdef CONFIG_MACH_OPENRD_BASE
|
|
#ifdef CONFIG_MACH_OPENRD_BASE
|
|
MACHINE_START(OPENRD_BASE, "Marvell OpenRD Base Board")
|
|
MACHINE_START(OPENRD_BASE, "Marvell OpenRD Base Board")
|
|
/* Maintainer: Dhaval Vasa <dhaval.vasa@einfochips.com> */
|
|
/* Maintainer: Dhaval Vasa <dhaval.vasa@einfochips.com> */
|
|
- .boot_params = 0x00000100,
|
|
|
|
|
|
+ .atag_offset = 0x100,
|
|
.init_machine = openrd_init,
|
|
.init_machine = openrd_init,
|
|
.map_io = kirkwood_map_io,
|
|
.map_io = kirkwood_map_io,
|
|
.init_early = kirkwood_init_early,
|
|
.init_early = kirkwood_init_early,
|
|
@@ -226,7 +226,7 @@ MACHINE_END
|
|
#ifdef CONFIG_MACH_OPENRD_CLIENT
|
|
#ifdef CONFIG_MACH_OPENRD_CLIENT
|
|
MACHINE_START(OPENRD_CLIENT, "Marvell OpenRD Client Board")
|
|
MACHINE_START(OPENRD_CLIENT, "Marvell OpenRD Client Board")
|
|
/* Maintainer: Dhaval Vasa <dhaval.vasa@einfochips.com> */
|
|
/* Maintainer: Dhaval Vasa <dhaval.vasa@einfochips.com> */
|
|
- .boot_params = 0x00000100,
|
|
|
|
|
|
+ .atag_offset = 0x100,
|
|
.init_machine = openrd_init,
|
|
.init_machine = openrd_init,
|
|
.map_io = kirkwood_map_io,
|
|
.map_io = kirkwood_map_io,
|
|
.init_early = kirkwood_init_early,
|
|
.init_early = kirkwood_init_early,
|
|
@@ -238,7 +238,7 @@ MACHINE_END
|
|
#ifdef CONFIG_MACH_OPENRD_ULTIMATE
|
|
#ifdef CONFIG_MACH_OPENRD_ULTIMATE
|
|
MACHINE_START(OPENRD_ULTIMATE, "Marvell OpenRD Ultimate Board")
|
|
MACHINE_START(OPENRD_ULTIMATE, "Marvell OpenRD Ultimate Board")
|
|
/* Maintainer: Dhaval Vasa <dhaval.vasa@einfochips.com> */
|
|
/* Maintainer: Dhaval Vasa <dhaval.vasa@einfochips.com> */
|
|
- .boot_params = 0x00000100,
|
|
|
|
|
|
+ .atag_offset = 0x100,
|
|
.init_machine = openrd_init,
|
|
.init_machine = openrd_init,
|
|
.map_io = kirkwood_map_io,
|
|
.map_io = kirkwood_map_io,
|
|
.init_early = kirkwood_init_early,
|
|
.init_early = kirkwood_init_early,
|