|
@@ -27,36 +27,36 @@
|
|
|
|
|
|
|
|
|
cpus {
|
|
|
- #address-cells = <1>;
|
|
|
- #size-cells = <0>;
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
|
|
|
- cpu@0 {
|
|
|
- device_type = "cpu";
|
|
|
- compatible = "marvell,sheeva-v7";
|
|
|
- reg = <0>;
|
|
|
- clocks = <&cpuclk 0>;
|
|
|
- };
|
|
|
+ cpu@0 {
|
|
|
+ device_type = "cpu";
|
|
|
+ compatible = "marvell,sheeva-v7";
|
|
|
+ reg = <0>;
|
|
|
+ clocks = <&cpuclk 0>;
|
|
|
+ };
|
|
|
|
|
|
- cpu@1 {
|
|
|
- device_type = "cpu";
|
|
|
- compatible = "marvell,sheeva-v7";
|
|
|
- reg = <1>;
|
|
|
- clocks = <&cpuclk 1>;
|
|
|
- };
|
|
|
+ cpu@1 {
|
|
|
+ device_type = "cpu";
|
|
|
+ compatible = "marvell,sheeva-v7";
|
|
|
+ reg = <1>;
|
|
|
+ clocks = <&cpuclk 1>;
|
|
|
+ };
|
|
|
|
|
|
- cpu@2 {
|
|
|
- device_type = "cpu";
|
|
|
- compatible = "marvell,sheeva-v7";
|
|
|
- reg = <2>;
|
|
|
- clocks = <&cpuclk 2>;
|
|
|
- };
|
|
|
+ cpu@2 {
|
|
|
+ device_type = "cpu";
|
|
|
+ compatible = "marvell,sheeva-v7";
|
|
|
+ reg = <2>;
|
|
|
+ clocks = <&cpuclk 2>;
|
|
|
+ };
|
|
|
|
|
|
- cpu@3 {
|
|
|
- device_type = "cpu";
|
|
|
- compatible = "marvell,sheeva-v7";
|
|
|
- reg = <3>;
|
|
|
- clocks = <&cpuclk 3>;
|
|
|
- };
|
|
|
+ cpu@3 {
|
|
|
+ device_type = "cpu";
|
|
|
+ compatible = "marvell,sheeva-v7";
|
|
|
+ reg = <3>;
|
|
|
+ clocks = <&cpuclk 3>;
|
|
|
+ };
|
|
|
};
|
|
|
|
|
|
soc {
|
|
@@ -300,4 +300,4 @@
|
|
|
};
|
|
|
};
|
|
|
};
|
|
|
- };
|
|
|
+};
|