|
@@ -95,6 +95,8 @@
|
|
|
#define EXYNOS4_PA_MIPI_CSIS0 0x11880000
|
|
|
#define EXYNOS4_PA_MIPI_CSIS1 0x11890000
|
|
|
|
|
|
+#define EXYNOS4_PA_FIMD0 0x11C00000
|
|
|
+
|
|
|
#define EXYNOS4_PA_HSMMC(x) (0x12510000 + ((x) * 0x10000))
|
|
|
#define EXYNOS4_PA_DWMCI 0x12550000
|
|
|
|
|
@@ -148,6 +150,7 @@
|
|
|
#define S5P_PA_FIMC3 EXYNOS4_PA_FIMC3
|
|
|
#define S5P_PA_MIPI_CSIS0 EXYNOS4_PA_MIPI_CSIS0
|
|
|
#define S5P_PA_MIPI_CSIS1 EXYNOS4_PA_MIPI_CSIS1
|
|
|
+#define S5P_PA_FIMD0 EXYNOS4_PA_FIMD0
|
|
|
#define S5P_PA_ONENAND EXYNOS4_PA_ONENAND
|
|
|
#define S5P_PA_ONENAND_DMA EXYNOS4_PA_ONENAND_DMA
|
|
|
#define S5P_PA_SDRAM EXYNOS4_PA_SDRAM
|