|
@@ -40,6 +40,38 @@ config USB_DWC3_DUAL_ROLE
|
|
|
|
|
|
endchoice
|
|
|
|
|
|
+comment "Platform Glue Driver Support"
|
|
|
+
|
|
|
+config USB_DWC3_OMAP
|
|
|
+ tristate "Texas Instruments OMAP5 and similar Platforms"
|
|
|
+ depends on EXTCON
|
|
|
+ default USB_DWC3
|
|
|
+ help
|
|
|
+ Some platforms from Texas Instruments like OMAP5, DRA7xxx and
|
|
|
+ AM437x use this IP for USB2/3 functionality.
|
|
|
+
|
|
|
+ Say 'Y' or 'M' here if you have one such device
|
|
|
+
|
|
|
+config USB_DWC3_EXYNOS
|
|
|
+ tristate "Samsung Exynos Platform"
|
|
|
+ default USB_DWC3
|
|
|
+ help
|
|
|
+ Recent Exynos5 SoCs ship with one DesignWare Core USB3 IP inside,
|
|
|
+ say 'Y' or 'M' if you have one such device.
|
|
|
+
|
|
|
+config USB_DWC3_PCI
|
|
|
+ tristate "PCIe-based Platforms"
|
|
|
+ depends on PCI
|
|
|
+ default USB_DWC3
|
|
|
+ help
|
|
|
+ If you're using the DesignWare Core IP with a PCIe, please say
|
|
|
+ 'Y' or 'M' here.
|
|
|
+
|
|
|
+ One such PCIe-based platform is Synopsys' PCIe HAPS model of
|
|
|
+ this IP.
|
|
|
+
|
|
|
+comment "Debugging features"
|
|
|
+
|
|
|
config USB_DWC3_DEBUG
|
|
|
bool "Enable Debugging Messages"
|
|
|
help
|