|
@@ -14,8 +14,8 @@
|
|
|
/ {
|
|
|
model = "fsl,mpc8536ds";
|
|
|
compatible = "fsl,mpc8536ds";
|
|
|
- #address-cells = <1>;
|
|
|
- #size-cells = <1>;
|
|
|
+ #address-cells = <2>;
|
|
|
+ #size-cells = <2>;
|
|
|
|
|
|
aliases {
|
|
|
ethernet0 = &enet0;
|
|
@@ -42,7 +42,7 @@
|
|
|
|
|
|
memory {
|
|
|
device_type = "memory";
|
|
|
- reg = <00000000 00000000>; // Filled by U-Boot
|
|
|
+ reg = <0 0 0 0>; // Filled by U-Boot
|
|
|
};
|
|
|
|
|
|
soc@ffe00000 {
|
|
@@ -50,7 +50,7 @@
|
|
|
#size-cells = <1>;
|
|
|
device_type = "soc";
|
|
|
compatible = "simple-bus";
|
|
|
- ranges = <0x0 0xffe00000 0x100000>;
|
|
|
+ ranges = <0x0 0 0xffe00000 0x100000>;
|
|
|
bus-frequency = <0>; // Filled out by uboot.
|
|
|
|
|
|
ecm-law@0 {
|
|
@@ -347,13 +347,13 @@
|
|
|
interrupt-parent = <&mpic>;
|
|
|
interrupts = <24 0x2>;
|
|
|
bus-range = <0 0xff>;
|
|
|
- ranges = <0x02000000 0 0x80000000 0x80000000 0 0x10000000
|
|
|
- 0x01000000 0 0x00000000 0xffc00000 0 0x00010000>;
|
|
|
+ ranges = <0x02000000 0 0x80000000 0 0x80000000 0 0x10000000
|
|
|
+ 0x01000000 0 0x00000000 0 0xffc00000 0 0x00010000>;
|
|
|
clock-frequency = <66666666>;
|
|
|
#interrupt-cells = <1>;
|
|
|
#size-cells = <2>;
|
|
|
#address-cells = <3>;
|
|
|
- reg = <0xffe08000 0x1000>;
|
|
|
+ reg = <0 0xffe08000 0 0x1000>;
|
|
|
};
|
|
|
|
|
|
pci1: pcie@ffe09000 {
|
|
@@ -362,10 +362,10 @@
|
|
|
#interrupt-cells = <1>;
|
|
|
#size-cells = <2>;
|
|
|
#address-cells = <3>;
|
|
|
- reg = <0xffe09000 0x1000>;
|
|
|
+ reg = <0 0xffe09000 0 0x1000>;
|
|
|
bus-range = <0 0xff>;
|
|
|
- ranges = <0x02000000 0 0x98000000 0x98000000 0 0x08000000
|
|
|
- 0x01000000 0 0x00000000 0xffc20000 0 0x00010000>;
|
|
|
+ ranges = <0x02000000 0 0x98000000 0 0x98000000 0 0x08000000
|
|
|
+ 0x01000000 0 0x00000000 0 0xffc20000 0 0x00010000>;
|
|
|
clock-frequency = <33333333>;
|
|
|
interrupt-parent = <&mpic>;
|
|
|
interrupts = <25 0x2>;
|
|
@@ -398,10 +398,10 @@
|
|
|
#interrupt-cells = <1>;
|
|
|
#size-cells = <2>;
|
|
|
#address-cells = <3>;
|
|
|
- reg = <0xffe0a000 0x1000>;
|
|
|
+ reg = <0 0xffe0a000 0 0x1000>;
|
|
|
bus-range = <0 0xff>;
|
|
|
- ranges = <0x02000000 0 0x90000000 0x90000000 0 0x08000000
|
|
|
- 0x01000000 0 0x00000000 0xffc10000 0 0x00010000>;
|
|
|
+ ranges = <0x02000000 0 0x90000000 0 0x90000000 0 0x08000000
|
|
|
+ 0x01000000 0 0x00000000 0 0xffc10000 0 0x00010000>;
|
|
|
clock-frequency = <33333333>;
|
|
|
interrupt-parent = <&mpic>;
|
|
|
interrupts = <26 0x2>;
|
|
@@ -434,10 +434,10 @@
|
|
|
#interrupt-cells = <1>;
|
|
|
#size-cells = <2>;
|
|
|
#address-cells = <3>;
|
|
|
- reg = <0xffe0b000 0x1000>;
|
|
|
+ reg = <0 0xffe0b000 0 0x1000>;
|
|
|
bus-range = <0 0xff>;
|
|
|
- ranges = <0x02000000 0 0xa0000000 0xa0000000 0 0x20000000
|
|
|
- 0x01000000 0 0x00000000 0xffc30000 0 0x00010000>;
|
|
|
+ ranges = <0x02000000 0 0xa0000000 0 0xa0000000 0 0x20000000
|
|
|
+ 0x01000000 0 0x00000000 0 0xffc30000 0 0x00010000>;
|
|
|
clock-frequency = <33333333>;
|
|
|
interrupt-parent = <&mpic>;
|
|
|
interrupts = <27 0x2>;
|