|
@@ -298,6 +298,7 @@
|
|
#define CSR_HW_REV_TYPE_1000 (0x0000060)
|
|
#define CSR_HW_REV_TYPE_1000 (0x0000060)
|
|
#define CSR_HW_REV_TYPE_6x00 (0x0000070)
|
|
#define CSR_HW_REV_TYPE_6x00 (0x0000070)
|
|
#define CSR_HW_REV_TYPE_6x50 (0x0000080)
|
|
#define CSR_HW_REV_TYPE_6x50 (0x0000080)
|
|
|
|
+#define CSR_HW_REV_TYPE_6x00g2 (0x00000B0)
|
|
#define CSR_HW_REV_TYPE_NONE (0x00000F0)
|
|
#define CSR_HW_REV_TYPE_NONE (0x00000F0)
|
|
|
|
|
|
/* EEPROM REG */
|
|
/* EEPROM REG */
|