|
@@ -20,13 +20,6 @@
|
|
|
gpio0 = &gpio0;
|
|
|
gpio1 = &gpio1;
|
|
|
};
|
|
|
- intc: interrupt-controller {
|
|
|
- compatible = "marvell,orion-intc", "marvell,intc";
|
|
|
- interrupt-controller;
|
|
|
- #interrupt-cells = <1>;
|
|
|
- reg = <0xf1020204 0x04>,
|
|
|
- <0xf1020214 0x04>;
|
|
|
- };
|
|
|
|
|
|
ocp@f1000000 {
|
|
|
compatible = "simple-bus";
|
|
@@ -37,6 +30,30 @@
|
|
|
#address-cells = <1>;
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
+ timer: timer@20300 {
|
|
|
+ compatible = "marvell,orion-timer";
|
|
|
+ reg = <0x20300 0x20>;
|
|
|
+ interrupt-parent = <&bridge_intc>;
|
|
|
+ interrupts = <1>, <2>;
|
|
|
+ clocks = <&core_clk 0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ intc: main-interrupt-ctrl@20200 {
|
|
|
+ compatible = "marvell,orion-intc";
|
|
|
+ interrupt-controller;
|
|
|
+ #interrupt-cells = <1>;
|
|
|
+ reg = <0x20200 0x10>, <0x20210 0x10>;
|
|
|
+ };
|
|
|
+
|
|
|
+ bridge_intc: bridge-interrupt-ctrl@20110 {
|
|
|
+ compatible = "marvell,orion-bridge-intc";
|
|
|
+ interrupt-controller;
|
|
|
+ #interrupt-cells = <1>;
|
|
|
+ reg = <0x20110 0x8>;
|
|
|
+ interrupts = <1>;
|
|
|
+ marvell,#interrupts = <6>;
|
|
|
+ };
|
|
|
+
|
|
|
core_clk: core-clocks@10030 {
|
|
|
compatible = "marvell,kirkwood-core-clock";
|
|
|
reg = <0x10030 0x4>;
|
|
@@ -103,9 +120,11 @@
|
|
|
#clock-cells = <1>;
|
|
|
};
|
|
|
|
|
|
- wdt@20300 {
|
|
|
+ wdt: watchdog-timer@20300 {
|
|
|
compatible = "marvell,orion-wdt";
|
|
|
reg = <0x20300 0x28>;
|
|
|
+ interrupt-parent = <&bridge_intc>;
|
|
|
+ interrupts = <3>;
|
|
|
clocks = <&gate_clk 7>;
|
|
|
status = "okay";
|
|
|
};
|