浏览代码

arm: mxc: move IOMUX_CONFIG_SION definition to iomux-v3.h

Signed-off-by: Richard Zhao <richard.zhao@freescale.com>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
Richard Zhao 14 年之前
父节点
当前提交
14c6500e75
共有 2 个文件被更改,包括 1 次插入1 次删除
  1. 0 1
      arch/arm/plat-mxc/include/mach/iomux-mx53.h
  2. 1 0
      arch/arm/plat-mxc/include/mach/iomux-v3.h

+ 0 - 1
arch/arm/plat-mxc/include/mach/iomux-mx53.h

@@ -34,7 +34,6 @@ typedef enum iomux_config {
 	IOMUX_CONFIG_ALT6,
 	IOMUX_CONFIG_ALT6,
 	IOMUX_CONFIG_ALT7,
 	IOMUX_CONFIG_ALT7,
 	IOMUX_CONFIG_GPIO, /* added to help user use GPIO mode */
 	IOMUX_CONFIG_GPIO, /* added to help user use GPIO mode */
-	IOMUX_CONFIG_SION = 0x1 << 4, /* LOOPBACK:MUX SION bit */
 } iomux_pin_cfg_t;
 } iomux_pin_cfg_t;
 
 
 /* These 2 defines are for pins that may not have a mux register, but could
 /* These 2 defines are for pins that may not have a mux register, but could

+ 1 - 0
arch/arm/plat-mxc/include/mach/iomux-v3.h

@@ -105,6 +105,7 @@ typedef u64 iomux_v3_cfg_t;
 #define PAD_CTL_SRE_FAST		(1 << 0)
 #define PAD_CTL_SRE_FAST		(1 << 0)
 #define PAD_CTL_SRE_SLOW		(0 << 0)
 #define PAD_CTL_SRE_SLOW		(0 << 0)
 
 
+#define IOMUX_CONFIG_SION		(0x1 << 4)
 
 
 #define MX51_NUM_GPIO_PORT	4
 #define MX51_NUM_GPIO_PORT	4