|
@@ -0,0 +1,142 @@
|
|
|
+/*
|
|
|
+ * SAMSUNG EXYNOS5440 SoC device tree source
|
|
|
+ *
|
|
|
+ * Copyright (c) 2012 Samsung Electronics Co., Ltd.
|
|
|
+ * http://www.samsung.com
|
|
|
+ *
|
|
|
+ * This program is free software; you can redistribute it and/or modify
|
|
|
+ * it under the terms of the GNU General Public License version 2 as
|
|
|
+ * published by the Free Software Foundation.
|
|
|
+*/
|
|
|
+
|
|
|
+/include/ "skeleton.dtsi"
|
|
|
+
|
|
|
+/ {
|
|
|
+ compatible = "samsung,exynos5440";
|
|
|
+
|
|
|
+ interrupt-parent = <&gic>;
|
|
|
+
|
|
|
+ gic:interrupt-controller@2E0000 {
|
|
|
+ compatible = "arm,cortex-a15-gic";
|
|
|
+ #interrupt-cells = <3>;
|
|
|
+ interrupt-controller;
|
|
|
+ reg = <0x2E1000 0x1000>, <0x2E2000 0x1000>;
|
|
|
+ };
|
|
|
+
|
|
|
+ cpus {
|
|
|
+ cpu@0 {
|
|
|
+ compatible = "arm,cortex-a15";
|
|
|
+ timer {
|
|
|
+ compatible = "arm,armv7-timer";
|
|
|
+ interrupts = <1 13 0xf08>;
|
|
|
+ clock-frequency = <1000000>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+ cpu@1 {
|
|
|
+ compatible = "arm,cortex-a15";
|
|
|
+ timer {
|
|
|
+ compatible = "arm,armv7-timer";
|
|
|
+ interrupts = <1 14 0xf08>;
|
|
|
+ clock-frequency = <1000000>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+ cpu@2 {
|
|
|
+ compatible = "arm,cortex-a15";
|
|
|
+ timer {
|
|
|
+ compatible = "arm,armv7-timer";
|
|
|
+ interrupts = <1 14 0xf08>;
|
|
|
+ clock-frequency = <1000000>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+ cpu@3 {
|
|
|
+ compatible = "arm,cortex-a15";
|
|
|
+ timer {
|
|
|
+ compatible = "arm,armv7-timer";
|
|
|
+ interrupts = <1 14 0xf08>;
|
|
|
+ clock-frequency = <1000000>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
+ common {
|
|
|
+ compatible = "samsung,exynos5440";
|
|
|
+
|
|
|
+ };
|
|
|
+
|
|
|
+ serial@B0000 {
|
|
|
+ compatible = "samsung,exynos4210-uart";
|
|
|
+ reg = <0xB0000 0x1000>;
|
|
|
+ interrupts = <0 2 0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ serial@C0000 {
|
|
|
+ compatible = "samsung,exynos4210-uart";
|
|
|
+ reg = <0xC0000 0x1000>;
|
|
|
+ interrupts = <0 3 0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ spi {
|
|
|
+ compatible = "samsung,exynos4210-spi";
|
|
|
+ reg = <0xD0000 0x1000>;
|
|
|
+ interrupts = <0 4 0>;
|
|
|
+ tx-dma-channel = <&pdma0 5>; /* preliminary */
|
|
|
+ rx-dma-channel = <&pdma0 4>; /* preliminary */
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ pinctrl {
|
|
|
+ compatible = "samsung,pinctrl-exynos5440";
|
|
|
+ reg = <0xE0000 0x1000>;
|
|
|
+ interrupt-controller;
|
|
|
+ #interrupt-cells = <2>;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c@F0000 {
|
|
|
+ compatible = "samsung,s3c2440-i2c";
|
|
|
+ reg = <0xF0000 0x1000>;
|
|
|
+ interrupts = <0 5 0>;
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ i2c@100000 {
|
|
|
+ compatible = "samsung,s3c2440-i2c";
|
|
|
+ reg = <0x100000 0x1000>;
|
|
|
+ interrupts = <0 6 0>;
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ watchdog {
|
|
|
+ compatible = "samsung,s3c2410-wdt";
|
|
|
+ reg = <0x110000 0x1000>;
|
|
|
+ interrupts = <0 1 0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ amba {
|
|
|
+ #address-cells = <1>;
|
|
|
+ #size-cells = <1>;
|
|
|
+ compatible = "arm,amba-bus";
|
|
|
+ interrupt-parent = <&gic>;
|
|
|
+ ranges;
|
|
|
+
|
|
|
+ pdma0: pdma@121A0000 {
|
|
|
+ compatible = "arm,pl330", "arm,primecell";
|
|
|
+ reg = <0x120000 0x1000>;
|
|
|
+ interrupts = <0 34 0>;
|
|
|
+ };
|
|
|
+
|
|
|
+ pdma1: pdma@121B0000 {
|
|
|
+ compatible = "arm,pl330", "arm,primecell";
|
|
|
+ reg = <0x121000 0x1000>;
|
|
|
+ interrupts = <0 35 0>;
|
|
|
+ };
|
|
|
+ };
|
|
|
+
|
|
|
+ rtc {
|
|
|
+ compatible = "samsung,s3c6410-rtc";
|
|
|
+ reg = <0x130000 0x1000>;
|
|
|
+ interrupts = <0 16 0>, <0 17 0>;
|
|
|
+ };
|
|
|
+};
|