|
@@ -1,14 +1,12 @@
|
|
/*
|
|
/*
|
|
- * arch/powerpc/kernel/misc64.S
|
|
|
|
- *
|
|
|
|
* This file contains miscellaneous low-level functions.
|
|
* This file contains miscellaneous low-level functions.
|
|
* Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
|
|
* Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
|
|
*
|
|
*
|
|
* Largely rewritten by Cort Dougan (cort@cs.nmt.edu)
|
|
* Largely rewritten by Cort Dougan (cort@cs.nmt.edu)
|
|
* and Paul Mackerras.
|
|
* and Paul Mackerras.
|
|
* Adapted for iSeries by Mike Corrigan (mikejc@us.ibm.com)
|
|
* Adapted for iSeries by Mike Corrigan (mikejc@us.ibm.com)
|
|
- * PPC64 updates by Dave Engebretsen (engebret@us.ibm.com)
|
|
|
|
- *
|
|
|
|
|
|
+ * PPC64 updates by Dave Engebretsen (engebret@us.ibm.com)
|
|
|
|
+ *
|
|
* This program is free software; you can redistribute it and/or
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version
|
|
* as published by the Free Software Foundation; either version
|
|
@@ -30,41 +28,10 @@
|
|
|
|
|
|
.text
|
|
.text
|
|
|
|
|
|
-/*
|
|
|
|
- * Returns (address we are running at) - (address we were linked at)
|
|
|
|
- * for use before the text and data are mapped to KERNELBASE.
|
|
|
|
- */
|
|
|
|
-
|
|
|
|
-_GLOBAL(reloc_offset)
|
|
|
|
- mflr r0
|
|
|
|
- bl 1f
|
|
|
|
-1: mflr r3
|
|
|
|
- LOAD_REG_IMMEDIATE(r4,1b)
|
|
|
|
- subf r3,r4,r3
|
|
|
|
- mtlr r0
|
|
|
|
- blr
|
|
|
|
-
|
|
|
|
-/*
|
|
|
|
- * add_reloc_offset(x) returns x + reloc_offset().
|
|
|
|
- */
|
|
|
|
-_GLOBAL(add_reloc_offset)
|
|
|
|
- mflr r0
|
|
|
|
- bl 1f
|
|
|
|
-1: mflr r5
|
|
|
|
- LOAD_REG_IMMEDIATE(r4,1b)
|
|
|
|
- subf r5,r4,r5
|
|
|
|
- add r3,r3,r5
|
|
|
|
- mtlr r0
|
|
|
|
- blr
|
|
|
|
-
|
|
|
|
_GLOBAL(get_msr)
|
|
_GLOBAL(get_msr)
|
|
mfmsr r3
|
|
mfmsr r3
|
|
blr
|
|
blr
|
|
|
|
|
|
-_GLOBAL(get_dar)
|
|
|
|
- mfdar r3
|
|
|
|
- blr
|
|
|
|
-
|
|
|
|
_GLOBAL(get_srr0)
|
|
_GLOBAL(get_srr0)
|
|
mfsrr0 r3
|
|
mfsrr0 r3
|
|
blr
|
|
blr
|
|
@@ -72,10 +39,6 @@ _GLOBAL(get_srr0)
|
|
_GLOBAL(get_srr1)
|
|
_GLOBAL(get_srr1)
|
|
mfsrr1 r3
|
|
mfsrr1 r3
|
|
blr
|
|
blr
|
|
-
|
|
|
|
-_GLOBAL(get_sp)
|
|
|
|
- mr r3,r1
|
|
|
|
- blr
|
|
|
|
|
|
|
|
#ifdef CONFIG_IRQSTACKS
|
|
#ifdef CONFIG_IRQSTACKS
|
|
_GLOBAL(call_do_softirq)
|
|
_GLOBAL(call_do_softirq)
|
|
@@ -281,144 +244,6 @@ _GLOBAL(__flush_dcache_icache)
|
|
bdnz 1b
|
|
bdnz 1b
|
|
isync
|
|
isync
|
|
blr
|
|
blr
|
|
-
|
|
|
|
-/*
|
|
|
|
- * I/O string operations
|
|
|
|
- *
|
|
|
|
- * insb(port, buf, len)
|
|
|
|
- * outsb(port, buf, len)
|
|
|
|
- * insw(port, buf, len)
|
|
|
|
- * outsw(port, buf, len)
|
|
|
|
- * insl(port, buf, len)
|
|
|
|
- * outsl(port, buf, len)
|
|
|
|
- * insw_ns(port, buf, len)
|
|
|
|
- * outsw_ns(port, buf, len)
|
|
|
|
- * insl_ns(port, buf, len)
|
|
|
|
- * outsl_ns(port, buf, len)
|
|
|
|
- *
|
|
|
|
- * The *_ns versions don't do byte-swapping.
|
|
|
|
- */
|
|
|
|
-_GLOBAL(_insb)
|
|
|
|
- cmpwi 0,r5,0
|
|
|
|
- mtctr r5
|
|
|
|
- subi r4,r4,1
|
|
|
|
- blelr-
|
|
|
|
-00: lbz r5,0(r3)
|
|
|
|
- eieio
|
|
|
|
- stbu r5,1(r4)
|
|
|
|
- bdnz 00b
|
|
|
|
- twi 0,r5,0
|
|
|
|
- isync
|
|
|
|
- blr
|
|
|
|
-
|
|
|
|
-_GLOBAL(_outsb)
|
|
|
|
- cmpwi 0,r5,0
|
|
|
|
- mtctr r5
|
|
|
|
- subi r4,r4,1
|
|
|
|
- blelr-
|
|
|
|
-00: lbzu r5,1(r4)
|
|
|
|
- stb r5,0(r3)
|
|
|
|
- bdnz 00b
|
|
|
|
- sync
|
|
|
|
- blr
|
|
|
|
-
|
|
|
|
-_GLOBAL(_insw)
|
|
|
|
- cmpwi 0,r5,0
|
|
|
|
- mtctr r5
|
|
|
|
- subi r4,r4,2
|
|
|
|
- blelr-
|
|
|
|
-00: lhbrx r5,0,r3
|
|
|
|
- eieio
|
|
|
|
- sthu r5,2(r4)
|
|
|
|
- bdnz 00b
|
|
|
|
- twi 0,r5,0
|
|
|
|
- isync
|
|
|
|
- blr
|
|
|
|
-
|
|
|
|
-_GLOBAL(_outsw)
|
|
|
|
- cmpwi 0,r5,0
|
|
|
|
- mtctr r5
|
|
|
|
- subi r4,r4,2
|
|
|
|
- blelr-
|
|
|
|
-00: lhzu r5,2(r4)
|
|
|
|
- sthbrx r5,0,r3
|
|
|
|
- bdnz 00b
|
|
|
|
- sync
|
|
|
|
- blr
|
|
|
|
-
|
|
|
|
-_GLOBAL(_insl)
|
|
|
|
- cmpwi 0,r5,0
|
|
|
|
- mtctr r5
|
|
|
|
- subi r4,r4,4
|
|
|
|
- blelr-
|
|
|
|
-00: lwbrx r5,0,r3
|
|
|
|
- eieio
|
|
|
|
- stwu r5,4(r4)
|
|
|
|
- bdnz 00b
|
|
|
|
- twi 0,r5,0
|
|
|
|
- isync
|
|
|
|
- blr
|
|
|
|
-
|
|
|
|
-_GLOBAL(_outsl)
|
|
|
|
- cmpwi 0,r5,0
|
|
|
|
- mtctr r5
|
|
|
|
- subi r4,r4,4
|
|
|
|
- blelr-
|
|
|
|
-00: lwzu r5,4(r4)
|
|
|
|
- stwbrx r5,0,r3
|
|
|
|
- bdnz 00b
|
|
|
|
- sync
|
|
|
|
- blr
|
|
|
|
-
|
|
|
|
-/* _GLOBAL(ide_insw) now in drivers/ide/ide-iops.c */
|
|
|
|
-_GLOBAL(_insw_ns)
|
|
|
|
- cmpwi 0,r5,0
|
|
|
|
- mtctr r5
|
|
|
|
- subi r4,r4,2
|
|
|
|
- blelr-
|
|
|
|
-00: lhz r5,0(r3)
|
|
|
|
- eieio
|
|
|
|
- sthu r5,2(r4)
|
|
|
|
- bdnz 00b
|
|
|
|
- twi 0,r5,0
|
|
|
|
- isync
|
|
|
|
- blr
|
|
|
|
-
|
|
|
|
-/* _GLOBAL(ide_outsw) now in drivers/ide/ide-iops.c */
|
|
|
|
-_GLOBAL(_outsw_ns)
|
|
|
|
- cmpwi 0,r5,0
|
|
|
|
- mtctr r5
|
|
|
|
- subi r4,r4,2
|
|
|
|
- blelr-
|
|
|
|
-00: lhzu r5,2(r4)
|
|
|
|
- sth r5,0(r3)
|
|
|
|
- bdnz 00b
|
|
|
|
- sync
|
|
|
|
- blr
|
|
|
|
-
|
|
|
|
-_GLOBAL(_insl_ns)
|
|
|
|
- cmpwi 0,r5,0
|
|
|
|
- mtctr r5
|
|
|
|
- subi r4,r4,4
|
|
|
|
- blelr-
|
|
|
|
-00: lwz r5,0(r3)
|
|
|
|
- eieio
|
|
|
|
- stwu r5,4(r4)
|
|
|
|
- bdnz 00b
|
|
|
|
- twi 0,r5,0
|
|
|
|
- isync
|
|
|
|
- blr
|
|
|
|
-
|
|
|
|
-_GLOBAL(_outsl_ns)
|
|
|
|
- cmpwi 0,r5,0
|
|
|
|
- mtctr r5
|
|
|
|
- subi r4,r4,4
|
|
|
|
- blelr-
|
|
|
|
-00: lwzu r5,4(r4)
|
|
|
|
- stw r5,0(r3)
|
|
|
|
- bdnz 00b
|
|
|
|
- sync
|
|
|
|
- blr
|
|
|
|
|
|
|
|
/*
|
|
/*
|
|
* identify_cpu and calls setup_cpu
|
|
* identify_cpu and calls setup_cpu
|
|
@@ -563,6 +388,7 @@ _GLOBAL(real_writeb)
|
|
blr
|
|
blr
|
|
#endif /* defined(CONFIG_PPC_PMAC) || defined(CONFIG_PPC_MAPLE) */
|
|
#endif /* defined(CONFIG_PPC_PMAC) || defined(CONFIG_PPC_MAPLE) */
|
|
|
|
|
|
|
|
+#ifdef CONFIG_CPU_FREQ_PMAC64
|
|
/*
|
|
/*
|
|
* SCOM access functions for 970 (FX only for now)
|
|
* SCOM access functions for 970 (FX only for now)
|
|
*
|
|
*
|
|
@@ -631,6 +457,7 @@ _GLOBAL(scom970_write)
|
|
/* restore interrupts */
|
|
/* restore interrupts */
|
|
mtmsrd r5,1
|
|
mtmsrd r5,1
|
|
blr
|
|
blr
|
|
|
|
+#endif /* CONFIG_CPU_FREQ_PMAC64 */
|
|
|
|
|
|
|
|
|
|
/*
|
|
/*
|