|
@@ -642,14 +642,13 @@ void ath9k_enable_mib_counters(struct ath_hw *ah)
|
|
|
REG_WRITE(ah, AR_PHY_ERR_MASK_2, AR_PHY_ERR_CCK_TIMING);
|
|
|
}
|
|
|
|
|
|
+/* Freeze the MIB counters, get the stats and then clear them */
|
|
|
void ath9k_hw_disable_mib_counters(struct ath_hw *ah)
|
|
|
{
|
|
|
DPRINTF(ah->ah_sc, ATH_DBG_ANI, "Disable MIB counters\n");
|
|
|
-
|
|
|
- REG_WRITE(ah, AR_MIBC, AR_MIBC_FMC | AR_MIBC_CMC);
|
|
|
-
|
|
|
+ REG_WRITE(ah, AR_MIBC, AR_MIBC_FMC);
|
|
|
ath9k_hw_update_mibstats(ah, &ah->ah_mibStats);
|
|
|
-
|
|
|
+ REG_WRITE(ah, AR_MIBC, AR_MIBC_CMC);
|
|
|
REG_WRITE(ah, AR_FILT_OFDM, 0);
|
|
|
REG_WRITE(ah, AR_FILT_CCK, 0);
|
|
|
}
|