|
@@ -438,32 +438,32 @@ static struct clk init_clocks_off[] = {
|
|
|
|
|
|
static struct clk init_clocks[] = {
|
|
|
{
|
|
|
- .name = "dma",
|
|
|
+ .name = "dma.0",
|
|
|
.parent = &clk_h,
|
|
|
.enable = s3c2443_clkcon_enable_h,
|
|
|
.ctrlbit = S3C2443_HCLKCON_DMA0,
|
|
|
}, {
|
|
|
- .name = "dma",
|
|
|
+ .name = "dma.1",
|
|
|
.parent = &clk_h,
|
|
|
.enable = s3c2443_clkcon_enable_h,
|
|
|
.ctrlbit = S3C2443_HCLKCON_DMA1,
|
|
|
}, {
|
|
|
- .name = "dma",
|
|
|
+ .name = "dma.2",
|
|
|
.parent = &clk_h,
|
|
|
.enable = s3c2443_clkcon_enable_h,
|
|
|
.ctrlbit = S3C2443_HCLKCON_DMA2,
|
|
|
}, {
|
|
|
- .name = "dma",
|
|
|
+ .name = "dma.3",
|
|
|
.parent = &clk_h,
|
|
|
.enable = s3c2443_clkcon_enable_h,
|
|
|
.ctrlbit = S3C2443_HCLKCON_DMA3,
|
|
|
}, {
|
|
|
- .name = "dma",
|
|
|
+ .name = "dma.4",
|
|
|
.parent = &clk_h,
|
|
|
.enable = s3c2443_clkcon_enable_h,
|
|
|
.ctrlbit = S3C2443_HCLKCON_DMA4,
|
|
|
}, {
|
|
|
- .name = "dma",
|
|
|
+ .name = "dma.5",
|
|
|
.parent = &clk_h,
|
|
|
.enable = s3c2443_clkcon_enable_h,
|
|
|
.ctrlbit = S3C2443_HCLKCON_DMA5,
|