|
@@ -1858,6 +1858,74 @@ static struct omap_hwmod omap36xx_sr2_hwmod = {
|
|
|
.omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP3630ES1),
|
|
|
};
|
|
|
|
|
|
+/*
|
|
|
+ * 'mailbox' class
|
|
|
+ * mailbox module allowing communication between the on-chip processors
|
|
|
+ * using a queued mailbox-interrupt mechanism.
|
|
|
+ */
|
|
|
+
|
|
|
+static struct omap_hwmod_class_sysconfig omap3xxx_mailbox_sysc = {
|
|
|
+ .rev_offs = 0x000,
|
|
|
+ .sysc_offs = 0x010,
|
|
|
+ .syss_offs = 0x014,
|
|
|
+ .sysc_flags = (SYSC_HAS_CLOCKACTIVITY | SYSC_HAS_SIDLEMODE |
|
|
|
+ SYSC_HAS_SOFTRESET | SYSC_HAS_AUTOIDLE),
|
|
|
+ .idlemodes = (SIDLE_FORCE | SIDLE_NO | SIDLE_SMART),
|
|
|
+ .sysc_fields = &omap_hwmod_sysc_type1,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_class omap3xxx_mailbox_hwmod_class = {
|
|
|
+ .name = "mailbox",
|
|
|
+ .sysc = &omap3xxx_mailbox_sysc,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod omap3xxx_mailbox_hwmod;
|
|
|
+static struct omap_hwmod_irq_info omap3xxx_mailbox_irqs[] = {
|
|
|
+ { .irq = 26 },
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod_addr_space omap3xxx_mailbox_addrs[] = {
|
|
|
+ {
|
|
|
+ .pa_start = 0x48094000,
|
|
|
+ .pa_end = 0x480941ff,
|
|
|
+ .flags = ADDR_TYPE_RT,
|
|
|
+ },
|
|
|
+};
|
|
|
+
|
|
|
+/* l4_core -> mailbox */
|
|
|
+static struct omap_hwmod_ocp_if omap3xxx_l4_core__mailbox = {
|
|
|
+ .master = &omap3xxx_l4_core_hwmod,
|
|
|
+ .slave = &omap3xxx_mailbox_hwmod,
|
|
|
+ .addr = omap3xxx_mailbox_addrs,
|
|
|
+ .addr_cnt = ARRAY_SIZE(omap3xxx_mailbox_addrs),
|
|
|
+ .user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
|
+};
|
|
|
+
|
|
|
+/* mailbox slave ports */
|
|
|
+static struct omap_hwmod_ocp_if *omap3xxx_mailbox_slaves[] = {
|
|
|
+ &omap3xxx_l4_core__mailbox,
|
|
|
+};
|
|
|
+
|
|
|
+static struct omap_hwmod omap3xxx_mailbox_hwmod = {
|
|
|
+ .name = "mailbox",
|
|
|
+ .class = &omap3xxx_mailbox_hwmod_class,
|
|
|
+ .mpu_irqs = omap3xxx_mailbox_irqs,
|
|
|
+ .mpu_irqs_cnt = ARRAY_SIZE(omap3xxx_mailbox_irqs),
|
|
|
+ .main_clk = "mailboxes_ick",
|
|
|
+ .prcm = {
|
|
|
+ .omap2 = {
|
|
|
+ .prcm_reg_id = 1,
|
|
|
+ .module_bit = OMAP3430_EN_MAILBOXES_SHIFT,
|
|
|
+ .module_offs = CORE_MOD,
|
|
|
+ .idlest_reg_id = 1,
|
|
|
+ .idlest_idle_bit = OMAP3430_ST_MAILBOXES_SHIFT,
|
|
|
+ },
|
|
|
+ },
|
|
|
+ .slaves = omap3xxx_mailbox_slaves,
|
|
|
+ .slaves_cnt = ARRAY_SIZE(omap3xxx_mailbox_slaves),
|
|
|
+ .omap_chip = OMAP_CHIP_INIT(CHIP_IS_OMAP3430),
|
|
|
+};
|
|
|
+
|
|
|
/* l4 core -> mcspi1 interface */
|
|
|
static struct omap_hwmod_addr_space omap34xx_mcspi1_addr_space[] = {
|
|
|
{
|
|
@@ -2253,6 +2321,9 @@ static __initdata struct omap_hwmod *omap3xxx_hwmods[] = {
|
|
|
/* dma_system class*/
|
|
|
&omap3xxx_dma_system_hwmod,
|
|
|
|
|
|
+ /* mailbox class */
|
|
|
+ &omap3xxx_mailbox_hwmod,
|
|
|
+
|
|
|
/* mcspi class */
|
|
|
&omap34xx_mcspi1,
|
|
|
&omap34xx_mcspi2,
|