|
@@ -1,59 +0,0 @@
|
|
|
-/*
|
|
|
- * SPEAr3xx/6xx Machine family specific definition
|
|
|
- *
|
|
|
- * Copyright (C) 2009,2012 ST Microelectronics
|
|
|
- * Rajeev Kumar<rajeev-dlh.kumar@st.com>
|
|
|
- * Viresh Kumar <viresh.linux@gmail.com>
|
|
|
- *
|
|
|
- * This file is licensed under the terms of the GNU General Public
|
|
|
- * License version 2. This program is licensed "as is" without any
|
|
|
- * warranty of any kind, whether express or implied.
|
|
|
- */
|
|
|
-
|
|
|
-#ifndef __MACH_SPEAR_H
|
|
|
-#define __MACH_SPEAR_H
|
|
|
-
|
|
|
-#include <asm/memory.h>
|
|
|
-
|
|
|
-/* ICM1 - Low speed connection */
|
|
|
-#define SPEAR_ICM1_2_BASE UL(0xD0000000)
|
|
|
-#define VA_SPEAR_ICM1_2_BASE UL(0xFD000000)
|
|
|
-#define SPEAR_ICM1_UART_BASE UL(0xD0000000)
|
|
|
-#define VA_SPEAR_ICM1_UART_BASE (VA_SPEAR_ICM1_2_BASE | SPEAR_ICM1_UART_BASE)
|
|
|
-#define SPEAR3XX_ICM1_SSP_BASE UL(0xD0100000)
|
|
|
-
|
|
|
-/* ML-1, 2 - Multi Layer CPU Subsystem */
|
|
|
-#define SPEAR_ICM3_ML1_2_BASE UL(0xF0000000)
|
|
|
-#define VA_SPEAR6XX_ML_CPU_BASE UL(0xF0000000)
|
|
|
-
|
|
|
-/* ICM3 - Basic Subsystem */
|
|
|
-#define SPEAR_ICM3_SMI_CTRL_BASE UL(0xFC000000)
|
|
|
-#define VA_SPEAR_ICM3_SMI_CTRL_BASE UL(0xFC000000)
|
|
|
-#define SPEAR_ICM3_DMA_BASE UL(0xFC400000)
|
|
|
-#define SPEAR_ICM3_SYS_CTRL_BASE UL(0xFCA00000)
|
|
|
-#define VA_SPEAR_ICM3_SYS_CTRL_BASE (VA_SPEAR_ICM3_SMI_CTRL_BASE | SPEAR_ICM3_SYS_CTRL_BASE)
|
|
|
-#define SPEAR_ICM3_MISC_REG_BASE UL(0xFCA80000)
|
|
|
-#define VA_SPEAR_ICM3_MISC_REG_BASE (VA_SPEAR_ICM3_SMI_CTRL_BASE | SPEAR_ICM3_MISC_REG_BASE)
|
|
|
-
|
|
|
-/* Debug uart for linux, will be used for debug and uncompress messages */
|
|
|
-#define SPEAR_DBG_UART_BASE SPEAR_ICM1_UART_BASE
|
|
|
-#define VA_SPEAR_DBG_UART_BASE VA_SPEAR_ICM1_UART_BASE
|
|
|
-
|
|
|
-/* Sysctl base for spear platform */
|
|
|
-#define SPEAR_SYS_CTRL_BASE SPEAR_ICM3_SYS_CTRL_BASE
|
|
|
-#define VA_SPEAR_SYS_CTRL_BASE VA_SPEAR_ICM3_SYS_CTRL_BASE
|
|
|
-
|
|
|
-/* SPEAr320 Macros */
|
|
|
-#define SPEAR320_SOC_CONFIG_BASE UL(0xB3000000)
|
|
|
-#define VA_SPEAR320_SOC_CONFIG_BASE UL(0xFE000000)
|
|
|
-#define SPEAR320_CONTROL_REG IOMEM(VA_SPEAR320_SOC_CONFIG_BASE)
|
|
|
-#define SPEAR320_EXT_CTRL_REG IOMEM(VA_SPEAR320_SOC_CONFIG_BASE + 0x0018)
|
|
|
- #define SPEAR320_UARTX_PCLK_MASK 0x1
|
|
|
- #define SPEAR320_UART2_PCLK_SHIFT 8
|
|
|
- #define SPEAR320_UART3_PCLK_SHIFT 9
|
|
|
- #define SPEAR320_UART4_PCLK_SHIFT 10
|
|
|
- #define SPEAR320_UART5_PCLK_SHIFT 11
|
|
|
- #define SPEAR320_UART6_PCLK_SHIFT 12
|
|
|
- #define SPEAR320_RS485_PCLK_SHIFT 13
|
|
|
-
|
|
|
-#endif /* __MACH_SPEAR_H */
|