|
@@ -296,16 +296,7 @@ void default_idle(void);
|
|
*/
|
|
*/
|
|
#ifdef CONFIG_X86_32
|
|
#ifdef CONFIG_X86_32
|
|
/*
|
|
/*
|
|
- * For now, "wmb()" doesn't actually do anything, as all
|
|
|
|
- * Intel CPU's follow what Intel calls a *Processor Order*,
|
|
|
|
- * in which all writes are seen in the program order even
|
|
|
|
- * outside the CPU.
|
|
|
|
- *
|
|
|
|
- * I expect future Intel CPU's to have a weaker ordering,
|
|
|
|
- * but I'd also expect them to finally get their act together
|
|
|
|
- * and add some real memory barriers if so.
|
|
|
|
- *
|
|
|
|
- * Some non intel clones support out of order store. wmb() ceases to be a
|
|
|
|
|
|
+ * Some non-Intel clones support out of order store. wmb() ceases to be a
|
|
* nop for these.
|
|
* nop for these.
|
|
*/
|
|
*/
|
|
#define mb() alternative("lock; addl $0,0(%%esp)", "mfence", X86_FEATURE_XMM2)
|
|
#define mb() alternative("lock; addl $0,0(%%esp)", "mfence", X86_FEATURE_XMM2)
|