|
@@ -3815,6 +3815,11 @@ bnx2_init_chip(struct bnx2 *bp)
|
|
|
/* Initialize the receive filter. */
|
|
|
bnx2_set_rx_mode(bp->dev);
|
|
|
|
|
|
+ if (CHIP_NUM(bp) == CHIP_NUM_5709) {
|
|
|
+ val = REG_RD(bp, BNX2_MISC_NEW_CORE_CTL);
|
|
|
+ val |= BNX2_MISC_NEW_CORE_CTL_DMA_ENABLE;
|
|
|
+ REG_WR(bp, BNX2_MISC_NEW_CORE_CTL, val);
|
|
|
+ }
|
|
|
rc = bnx2_fw_sync(bp, BNX2_DRV_MSG_DATA_WAIT2 | BNX2_DRV_MSG_CODE_RESET,
|
|
|
0);
|
|
|
|